Udc Endpoint 14 Control/Status Register; Receive Fifo Service (Rfs) - Intel IXP45X Developer's Manual

USB 1.1 Device Controller—Intel
Processors
Register Name:
0 x C800 B044
Hex Offset Address:
Register Description: Universal Serial Bus Device Controller Endpoint 13 Control and Status
Register
Description: Register
Access: Read/Write
31
Bits
31:8
7
6
5
4
3
2
1
0
8.5.16

UDC Endpoint 14 Control/Status Register

The UDC Endpoint 14 Control/Status Register contains six bits that are used to operate
Endpoint 14, an Isochronous OUT endpoint.
8.5.16.1

Receive FIFO Service (RFS)

The receive FIFO service bit is set if the receive FIFO has one complete data packet in it
and the packet has been error checked by the UDC. A complete packet may be
256 bytes, a short packet, or a zero packet.
UDCCS14[RFS] is not cleared until all data is read from both buffers.
August 2006
Order Number: 306262--, Revision: 004US
® ®
IXP45X and Intel IXP46X Product Line of Network
Bits
(Reserved)
Resets (Above)
Register
Name
Reserved for future use.
Transmit short packet (read/write 1 to set).
TSP
1 = Short packet ready for transmission.
(Reserved). Always reads 0.
(Reserved). Always reads 0.
(Reserved). Always reads 0.
Transmit FIFO underrun (read/write 1 to clear).
TUR
1 = Transmit FIFO experienced an underrun.
Flush Tx FIFO (always read 0/ write a 1 to set).
FTF
1 = Flush Contents of TX FIFO.
Transmit packet complete (read/write 1 to clear).
TPC 0 = Error/status bits invalid.
1 = Transmit packet has been sent and error/status bits are valid.
Transmit FIFO service (read-only).
TFS 0 = Transmit FIFO has no room for new data.
1 = Transmit FIFO has room for at least one complete data packet.
Intel
UDCCS13
0 x 00000001
Reset Hex Value:
UDCCS13
Description
® ®
IXP45X and Intel IXP46X Product Line of Network Processors
8 7 6 5 4 3 2 1
0 0 0 0 0 0 0
(UDCCS14)
Developer's Manual
0
1
323