Table of Contents
Advertisement
I2C Multimaster Peripheral
Figure 27.
Master Receiver Mode, Polling
Read I
No
Write I
Read I
ACK returned
STT and STP are
cleared to 0 by hardware.
the registers.
92
Serial Interfaces
[EXPECTED COMMAND]
Start
At the beginning,
(STT,STP) = (1.0), (1.1)
2
C_STAT
in the middle,
(STT, STP) = (0.0), (0.1)
At the end,
Is
(STT, STP) = (0.1)
Bus free
(BB = 0)
2
[EXPECTED I
?
2
I
C_IE = 00000b
Yes
Set appropriate values to every
2
C_CON
2
bit of I
C_CON. I
with 8403h.
2
to 1 to take I
C out of reset condition. Setting
2
I
C_EN and setting other mode bits can be done
simultaneously.
2
C_STAT.
Is
Yes
(NACK = 0)
?
No
Reprogram
STT = 1
No
STP = 1
(new start)
?
?
Yes
Yes
End
C_IE]
2
C_EN bit must be set
Can
update the
No
registers
(ARDY = 1)
?
Yes
No
2
The I
C goes into slave receiver mode.
Is
received data
No
2
in I
C_DATA
(RRDY = 1)
?
Yes
2
Read I
C_DATA.
2
Write I
C_STAT
(clear RRDY)
SPRU760B
Advertisement
Chapters
Table of Contents
