Texas Instruments OMAP5912 Reference Manual page 1509

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

Table 68. OTG Interrupt Enable Register (OTG_IRQ_EN) (Continued)
Bit
Name
13
A_VBUS_ERR_EN
12
A_REQ_TMROUT_EN
11
A_SRP_DETECT_EN
10
B_HNP_FAIL_EN
9
B_SRP_TMROUT_EN
SPRU761A
Description
A-device Vbus error interrupt enable: This bit enables interrupt
generation when the OTG_IRQ_SRC: A_VBUS_ERr bit is active.
0: No interrupt is generated.
1: An interrupt is generated if the OTG_IRQ_SRC: A_VBUS_ERR bit is
set.
This bit is cleared to 0 by soft reset or hardware reset.
A-device request time-out interrupt enable. This bit enables generation
of an interrupt when the OTG_IRQ_SRC: A_REQ_TMROUT bit is
active.
0: No interrupt is generated.
1: An interrupt is generated if the OTG_IRQ_SRC: A_REQ_TMROUT bit
is set.
This bit is cleared 0 by soft reset or hardware reset.
A-device SRP detection interrupt enable. This bit enables interrupt
generation when the OTG_IRQ_SRC: A_SRP_DETECT bit is active.
0: No interrupt is generated.
1: An interrupt is generated if the OTG_IRQ_SRC: A_SRP_DETECT bit
is set.
This bit is cleared to 0 by soft reset or hardware reset.
B-device HNP failed interrupt enable. This bit enables interrupt
generation when the OTG_IRQ_SRC:B_HNP_FAIL bit is active.
0: No interrupt is generated.
1: An interrupt is generated if the OTG_IRQ_SRC:B_HNP_FAIL bit is
set.
This bit is cleared to 0 by soft reset or hardware reset.
B-device SRP time-out interrupt enable. This bit enables interrupt
generation when the OTG_IRQ_SRC:B_SRP_TMROUT bit is active.
0: No interrupt is generated.
1: An interrupt is generated if the OTG_IRQ_SRC:B_SRP_TMROUT bit
is set.
This bit is cleared to 0 by soft reset or hardware reset.
USB OTG Controller
Universal Serial Bus (USB)
217

Advertisement

Table of Contents
loading

Table of Contents