Texas Instruments OMAP5912 Reference Manual page 1515

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

Table 70. OTG Output pins control register (OTG_OUTCTRL) (Continued)
Bit
Name
4
USB1PUEN
3
RESERVED
2
USB0VDR
1
USB0PDEN
0
USB0PUEN
Table 71. OTG test register (OTG_TEST)
Bit
Name
15
TEST_UNLOCK
14:9
RESERVED
8
IRQ_OTG
7:0
OTG_FSM_STATE
Table 72. OTG Vendor Code Register (OTG_ VC)
Bit
Name
31:16
Reserved
15:0
VC
4.2.1
OTG Clock and Reset Requirements
SPRU761A
Description
USB1 Port Pull Up enabled
Reserved
USB0 Port Vbus drive
USB0 Port Pull Down enabled
USB0 Port Pull Up enabled
Description
Test mode unlock
Reserved
IRQOTGON signal control
OTG FSM state
Description
Reserved
Vendor code identifier: this read-only register reflects the Texas Instruments vendor
code identifier: 0x5449 for TI in ASCII.
This register reflects the binary coded decimal equivalent of the USB vendor
code identifier assigned to Texas Instruments.
The OTG module is clocked mainly by the 48-MHz input clock from the
OMAP5912 ULPD module. The ULPD module registers control the 48 MHz.
-
CLOCK_CTRL_REG.USB_MCLK_EN
-
SOFT_REQ_REG.SOFT_USB_OTG_DPLL_REQ
-
SOFT_DISABLE_REQ_REG.DIS_USB_HOST_DPLL_REQ
When the OTG module receives a 48-MHz clock from the ULPD module, the
OTG controller logic can have its clocks disabled locally via the
OTG_SYSCON_1.OTG_IDLE_EN bit. The OTG module register interface is
clocked separately, so OTG module registers other than OTG_SYSCON_2
USB OTG Controller
Universal Serial Bus (USB)
223

Advertisement

Table of Contents
loading

Table of Contents