Texas Instruments OMAP5912 Reference Manual page 1508

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

USB OTG Controller
Table 68. OTG Interrupt Enable Register (OTG_IRQ_EN)
Bit
Name
15
DRIVER_SWITCH_EN
14
Reserved
216
Universal Serial Bus (USB)
This read/write register reflects the status of some USB OTG control bits.
System software uses these register bits to convey OTG transceiver control
and status between the transceiver and the OTG controller.
The
bits
OTG_PU_ID,
OTG_DRV_VBUS, OTG_PU, and OTG_PD are controlled by the OTG
controller and determine how software configures the OTG transceiver.
Whenever one of these bits is changed by the OTG controller, an OPRT_CHG
interrupt is generated (if enabled). It is best for system software to implement
an interrupt handler that updates the OTG transceiver control registers when
the OPRT_CHG interrupt occurs.
The bits ID, VBUSVLD, BSESSVLD, BSESSEND, and ASESSVLD must be
updated to reflect the OTG transceiver status. Typically, the OTG transceiver
provides an interrupt that can be configured to assert when the OTG
transceiver status changes. This interrupt output is generally connected to an
OMAP5912 GPIO input that is configured as an MPU interrupt source. The
interrupt service routine for the transceiver interrupt must query the OTG
transceiver interrupt and appropriate status bits via I
the status bits in OTG_CTRL[31:27].
The bits OTG_BUSDROP, B_BUSREQ, B_HNPEN, A_BUSREQ, and
A_SETB_HNPEN control the OTG controller state machines and provide
functionality defined in the OTG supplement. System software must manage
these bits as described below.
The DRIVER_SEL bit shows whether the USB host controller or the USB
device controller has control of the OTG link.
Description
Driver switch interrupt enable. This bit enables interrupt generation when
the OTG_IRQ_SRC: DRIVER_SWITCH bit is active.
0: No interrupt is generated.
1: An interrupt is generated if the OTG_IRQ_SRC: DRIVER_SWITCH bit
is set.
This bit is cleared to 0 by soft reset or hardware reset.
Reserved
OTG_PU_VBUS,
2
C operations and update
OTG_PD_VBUS,
SPRU761A

Advertisement

Table of Contents
loading

Table of Contents