Texas Instruments OMAP5912 Reference Manual page 1593

Multimedia processor device overview and architecture
Hide thumbs Also See for OMAP5912:
Table of Contents

Advertisement

SPRU761A
Proper initialization of the OMAP5912 device to support this mode of operation
requires proper setting of the top-level pin multiplexing for pins:
-
MCSI2.DOUT/USB0.TXEN
-
UART2.TX/USB0.TXD
-
UART2.RTS/USB0.SE0
-
UART2.CTS/USB0.RCV
-
MCSI2.DIN/USB0.VP
-
UART2.RX/USB0.VM
-
MCSI2.SYNC/USB0.SPEED
-
MCSI2.CLK/USB0.SUSP
See Table 74.
HMC_MODE must be set to a value that routes the USB device controller to
USB
alternate
OTG_SYSCON_1.USB0_TRX_MODE must be set to 3 to allow proper
unidirectional operation of the 6-wire USB transceiver.
A USB OTG transceiver can be used to provide USB device-only functionality
instead of a USB transceiver, with appropriate I
In this case, OTG_SYSCON_2.OTG_PADEN must be 0 and software passes
VBUS validity information from the USB OTG transceiver to the device
controller by reading VBUS status via the I
to the device controller via OTG_CTRL.BSESSVLD. In this case, the OTG
transceiver ID pin is left unconnected, and OTG functionality is not available.
Because the OTG transceiver provides integrated D+ pullup capability,
suspend mode control, and D+/D- pulldown controls, those hardware features
shown can be removed when an OTG transceiver is used. System software
must
control those features via the OTG transceiver I
When OTG_SYSCON_2.OTG_PADEN is 1, the status of GPIO0/USB.VBUS
is automatically provided to the USB device controller via hardware
mechanisms (when HMC_MODE provides USB device functionality to a USB
pin group). When OTG_SYSCON_2.OTG_PADEN is 0, the USB device
controller only sees the VBUS status from the software-controlled register
OTG_CTRL.BSESSVLD bit. In this case, software must monitor the
VBUS_DETECT signal (using GPIO0 if wired as shown) and update
OTG_CTRL.BSESSVLD whenever the VBUS_DETECT signal changes.
pin
group
2
2
2
C link and updating the value sent
2
Universal Serial Bus (USB)
USB OTG Controller
(see
Table 73).
C and interrupt connectivity.
C register set.
301

Advertisement

Table of Contents
loading

Table of Contents