Table 3-104 Dma Identification And Status Register Bit Functions; Table 3-105 Dma Identification And Status Register Functions; Figure 3-59 Dma Identification And Status Registers Format - ARM ARM1176JZF-S Technical Reference Manual

3.2.33 c11, DMA identification and status registers
ARM DDI 0301H
ID012310
The purpose of the DMA identification and status registers is to define:
• the DMA channels that are physically implemented on the particular device
• the current status of the DMA channels.
Processes that handle DMA can read this register to determine the physical resources
implemented and their availability.
The DMA Identification and Status Register is:
• in CP15 c11
• four 32-bit read-only registers common to Secure and Non-secure worlds
• accessible only in privileged modes.
Figure 3-59 shows the format of DMA identification and status registers 0-3.
31
Table 3-104 lists how the bit values correspond with the DMA identification and status registers.
Bits
[31:2]
[1]
[0]
Table 3-105 lists the Opcode_2 values used to select the DMA channel function.
Opcode_2
0
1
Copyright © 2004-2009 ARM Limited. All rights reserved.
Non-Confidential, Unrestricted Access
UNP

Figure 3-59 DMA identification and status registers format

Table 3-104 DMA identification and status register bit functions

Field name Function
- UNP/SBZ
CH1 Provides information on DMA Channel 1 functions:
0 = DMA Channel 1 function
1 = DMA Channel 1 function
CH0 Provides information on DMA Channel 0 functions:
0 = DMA Channel 0 function
1 = DMA Channel 0 function
a. See Table 3-105 for the function of the channel that Opcode_2 of the MRC
instruction determines.

Table 3-105 DMA Identification and Status Register functions

Function
Indicates channel present:
0 = the channel is not Present
1 = the channel is Present.
Indicates channel queued:
0 = the channel is not Queued
1 = the channel is Queued.
System Control Coprocessor
2 1 0
C C
H H
1 0
a
disabled
a
enabled.
a
disabled
a
enabled.
3-106