Table 3-69 Functional Bits Of C7 For Mva; Figure 3-41 C7 Format For Mva; Figure 3-42 Format Of C7 For Va - ARM ARM1176JZF-S Technical Reference Manual

Table of Contents

Advertisement

Bits
Field name
[31:5]
MVA
[4:0]
-
ARM DDI 0301H
ID012310
The value of S is given by:
See c0, Cache Type Register on page 3-21 for details of instruction and data cache
size.
Note
If the data is stated to be Set and Index format, see Figure 3-40 on page 3-72, it
identifies the cache line that the operation applies to by specifying the cache Set
that it belongs to and what its Index is within the Set. The Set corresponds to the
number of the cache way, and the Index number corresponds to the line number
within a cache way.
MVA format
Figure 3-41 shows the MVA format for invalidate, clean, and prefetch operations.
31
Table 3-69 lists how the bit values correspond with the Cache Operation functions
for MVA format operations.
Function
Specifies address to invalidate, clean, or prefetch.
Holds the MVA of the cache line.
Ignored. This means that the lower 5 bits of MVA are ignored and these bits are not used for the
cache operations. Only the top bits are necessary to determine whether or not the cache line is
present in the cache. Even if the MVA is not aligned to the cache line, the cache operation is
performed by ignoring the lower 5 bits.
Note
Invalidation and cleaning operations have no effect if they miss in the
cache.
If the corresponding entry is not in the TLB, these instructions can cause a
TLB miss exception or hardware page table walk, depending on the miss
handling mechanism.
For the cache control operations, the MVAs that are passed to the cache are
not translated by the FCSE extension.
VA format
Figure 3-42 shows the VA format for invalidate and clean operations. All VA
format operations use the MCRR instruction.
31
Copyright © 2004-2009 ARM Limited. All rights reserved.
Non-Confidential, Unrestricted Access
S = log
Modified virtual address

Table 3-69 Functional bits of c7 for MVA

Virtual address
System Control Coprocessor
cache size
2
Associativity x line length in bytes
5 4

Figure 3-41 c7 format for MVA

5
4

Figure 3-42 Format of c7 for VA

0
SBZ
0
SBZ
3-73

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents