ARM ARM1176JZF-S Technical Reference Manual page 60

Operation
Compare
Logical
Branch
ARM DDI 0301H
ID012310
Multiply unsigned long
Multiply unsigned accumulate long
Multiply signed long
Multiply signed accumulate long
Saturating add
Saturating add with double
Saturating subtract
Saturating subtract with double
Multiply 16x16
Multiply-accumulate 16x16+32
Multiply 32x16
Multiply-accumulate 32x16+32
Multiply signed
accumulate long 16x16+64
Count leading zeros
Compare
Compare negative
Move
Move NOT
Test
Test equivalence
AND
XOR
OR
Bit clear
Copy
Branch
Branch with link
Branch and exchange
Branch, link and exchange
Branch, link and exchange
Branch and exchange to Jazelle
state
Copyright © 2004-2009 ARM Limited. All rights reserved.
Non-Confidential, Unrestricted Access
Table 1-7 ARM instruction set summary (continued)
Assembler
UMULL{cond}{S} <RdLo>, <RdHi>, <Rm>, <Rs>
UMLAL{cond}{S} <RdLo>, <RdHi>, <Rm>, <Rs>
SMULL{cond}{S} <RdLo>, <RdHi>, <Rm>, <Rs>
SMLAL{cond}{S} <RdLo>, <RdHi>, <Rm>, <Rs>
QADD{cond} <Rd>, <Rm>, <Rn>
QDADD{cond} <Rd>, <Rm>, <Rn>
QSUB{cond} <Rd>, <Rm>, <Rn>
QDSUB{cond} <Rd>, <Rm>, <Rn>
SMULxy{cond} <Rd>, <Rm>, <Rs>
SMLAxy{cond} <Rd>, <Rm>, <Rs>, <Rn>
SMULWy{cond} <Rd>, <Rm>, <Rs>
SMLAWy{cond} <Rd>, <Rm>, <Rs>, <Rn>
SMLALxy{cond} <RdLo>, <RdHi>, <Rm>, <Rs>
CLZ{cond} <Rd>, <Rm>
CMP{cond} <Rn>, <operand2>
CMN{cond} <Rn>, <operand2>
MOV{cond}{S} <Rd>, <operand2>
MVN{cond}{S} <Rd>, <operand2>
TST{cond} <Rn>, <operand2>
TEQ{cond} <Rn>, <operand2>
AND{cond}{S} <Rd>, <Rn>, <operand2>
EOR{cond}{S} <Rd>, <Rn>, <operand2>
ORR{cond}{S} <Rd>, <Rn>, <operand2>
BIC{cond}{S} <Rd>, <Rn>, <operand2>
CPY{<cond>} <Rd>, <Rm>
B{cond} <label>
BL{cond} <label>
BX{cond} <Rm>
BLX <label>
BLX{cond} <Rm>
BXJ{cond} <Rm>
Introduction
1-34