ARM ARM1176JZF-S Technical Reference Manual page 520

Table of Contents

Advertisement

ARM DDI 0301H
ID012310
3.
Write the IMVA to the BVR register.
4.
Write to the BCR with its fields set as follows:
BCR[22:21] meaning of BVR bit set to b00 or b10, to indicate that the value loaded
into BVR is to be compared against the IMVA bus as a match or mismatch.
BCR[20] enable linking bit cleared, to indicate that this breakpoint is not to be
linked.
BCR [15:14] Secure access BCR field as required.
BCR[8:5] byte address select BCR field as required.
BCR[2:1] supervisor access BCR field as required.
BCR[0] enable breakpoint bit set.
Note
Any BVR can be compared against the IMVA bus.
Setting a simple breakpoint on a context ID value
A simple breakpoint on a context ID value can be set, using one of the context ID capable BRPs,
as follows:
1.
Read the BCR.
2.
Clear the BCR[0] enable breakpoint bit in the read word and write it back to the BCR.
Now the breakpoint is disabled.
3.
Write the context ID value to the BVR register.
4.
Write to the BCR with its fields set as follows:
BCR[22:21] meaning of BVR bit set to b01, to indicate that the value loaded into
BVR is to be compared against the CP15 Context Id Register c13.
BCR[20] enable linking bit cleared, to indicate that this breakpoint is not to be
linked.
BCR [15:14] Secure access BCR field as required.
BCR[8:5] byte address select BCR field set to b1111.
BCR[2:1] supervisor access BCR field as required.
BCR[0] enable breakpoint bit set.
Note
Any BVR can be compared against the IMVA bus.
Setting a linked breakpoint
In the following sequence b is any of the breakpoint registers pairs with context ID comparison
capability, and a is any of the implemented breakpoints different from b. You can link IMVA
holding and contextID-holding breakpoints register pairs as follows:
1.
Read the BCRa and BCRb.
2.
Clear the BCRa[0] and BCRb[0] enable breakpoint bits in the read words and write them
back to the BCRs. Now the breakpoints are disabled.
3.
Write the IMVA to the BVRa register.
Copyright © 2004-2009 ARM Limited. All rights reserved.
Non-Confidential, Unrestricted Access
Debug
13-46

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents