Peripheral Interface Transfers; Table 8-70 Example Peripheral Interface Reads And Writes - ARM ARM1176JZF-S Technical Reference Manual

8.6

Peripheral Interface transfers

Example transfer, read or write
Words 0-7
Words 0-3
Words 0-2
Words 0-1
Word 2
Word 0, bytes 0 and 1
Word 1, bytes 2 and 3
Word 2, byte 3
ARM DDI 0301H
ID012310
The tables in this section describe the Peripheral Interface behavior for reads and writes for the
following interface signals:
AxADDRP[31:0]
•
AxBURSTP[1:0]
•
AxSIZEP[2:0]
•
AxLENP[3:0]
•
WSTRBP[3:0], for write accesses.
•
See the AMBA AXI Protocol Specification for details of the other AXI signals.
Table 8-70 shows the values of AxADDRP, AxBURSTP, AxSIZEP, AxLENP, and WSTRBP
for example Peripheral Interface reads and writes.
AxADDRP
0x00
0x04
0x08
0x0C
0x10
0x14
0x18
0x1C
0x00
0x04
0x08
0x0C
0x00
0x04
0x08
0x00
0x04
0x08
0x00
0x06
0x0B
The peripheral port can only do incrementing bursts of 2 data transfers maximum. It does not
support unaligned accesses.
Copyright © 2004-2009 ARM Limited. All rights reserved.
Non-Confidential, Unrestricted Access

Table 8-70 Example Peripheral Interface reads and writes

AxBURSTP AxSIZEP
Incr 32-bit
Incr 32-bit
Incr 32-bit
Incr 32-bit
Incr 32-bit
Incr 32-bit
Incr 32-bit
Incr 32-bit
Incr 32-bit
Incr 32-bit
Incr 16-bit
Incr 16-bit
Incr 8-bit
Level Two Interface
AxLENP WSTRBP
2 data transfers b1111
b1111
2 data transfers b1111
b1111
2 data transfers b1111
b1111
2 data transfers b1111
b1111
2 data transfers b1111
b1111
b1111
b1111
2 data transfers b1111
b1111
1 data transfer b1111
2 data transfers b1111
b1111
1 data transfer b1111
1 data transfer b0011
1 data transfer b1100
1 data transfer b1000
8-37