Table 8-45 Cacheable Write-Through Or Noncacheable Strb; Table 8-46 Cacheable Write-Through Or Noncacheable Strh - ARM ARM1176JZF-S Technical Reference Manual

8.5.22 Cacheable Write-Through or Noncacheable STRB
Address[4:0]
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
8.5.23 Cacheable Write-Through or Noncacheable STRH
Address[4:0]
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
ARM DDI 0301H
ID012310
Table 8-45 shows the values of AWADDRRW, AWBURSTRW, AWSIZERW, and
AWLENRW for STRBs over the Data Read/Write Interface.
AWADDRRW
, byte 0
0x00
, byte 1 0x01
, byte 2 0x02
, byte 3 0x03
, byte 4
0x04
, byte 5
0x05
, byte 6
0x06
, byte 7
0x07
Table 8-46 shows the values of AWADDRRW, AWBURSTRW, AWSIZERW, and
AWLENRW for STRHs over the Data Read/Write Interface.
AWADDRRW
, byte 0
0x00
, byte 1
0x01
, byte 2
0x02
, byte 3
0x03
0x04
, byte 4
0x04
, byte 5 0x05
, byte 6 0x06
, byte 7 0x07
0x08
Copyright © 2004-2009 ARM Limited. All rights reserved.
Non-Confidential, Unrestricted Access

Table 8-45 Cacheable Write-Through or Noncacheable STRB

AWBURSTRW AWSIZERW
Incr 8-bit
Incr 8-bit
Incr 8-bit
Incr 8-bit
Incr 8-bit
Incr 8-bit
Incr 8-bit
Incr 8-bit

Table 8-46 Cacheable Write-Through or Noncacheable STRH

AWBURSTRW AWSIZERW
Incr 16-bit
Incr 32-bit
Incr 16-bit
Incr 8-bit
Incr 8-bit
Incr 16-bit
Incr 32-bit
Incr 16-bit
Incr 8-bit
Incr 8-bit
Level Two Interface
AWLENRW WSTRBRW
1 data transfer b0000 0001
1 data transfer b0000 0010
1 data transfer b0000 0100
1 data transfer b0000 1000
1 data transfer b0001 0000
1 data transfer b0010 0000
1 data transfer b0100 0000
1 data transfer b1000 0000
AWLENRW WSTRBRW
1 data transfer b0000 0011
1 data transfer b0000 0110
1 data transfer b0000 1100
1 data transfer b0000 1000
1 data transfer b0001 0000
1 data transfer b0011 0000
1 data transfer b0110 0000
1 data transfer b1100 0000
1 data transfer b1000 0000
1 data transfer b0000 0001
8-27