ARM ARM1176JZF-S Technical Reference Manual page 737

Table of Contents

Advertisement

B.2.15 Memory BIST
ARM DDI 0301H
ID012310
Data Write
DMA
It has one 32-bit AHB-Lite Peripheral interface.
The ARM1176JZF-S processor has three 64-bit AXI interfaces:
Instruction
Data Read/Write
DMA
It has one 32-bit AXI Peripheral interface.
MBISTWE from the ARM1136JF-S processor is extended to 8 bits, MBISTWE[7:0], in
ARM1176JZF-S processors to enable control of individual write enables for bit and byte write
RAMs.
Copyright © 2004-2009 ARM Limited. All rights reserved.
Non-Confidential, Unrestricted Access
Summary of ARM1136JF-S and ARM1176JZF-S Processor Differences
B-11

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents