Table 22-3 Exceptional Short Vector Faddd With An Fmacs Trigger Instruction - ARM ARM1176JZF-S Technical Reference Manual

Instruction
FADDD D4, D4, D12
FMACS S0, S3, S2
ARM DDI 0301H
ID012310
In Example 22-3, FADDD is a short vector instruction with b011 in the LEN field for a vector
length of four iterations and b00 in the STRIDE field for a vector stride of one. It has a potential
Overflow exception in the first iteration, detected in cycle 4. The following FMACS is stalled in
the Decode stage. The FMACS is the trigger instruction and can be retried after exception
processing. FPINST2 is invalid and the FP2V flag is not set.
Example 22-3 Exceptional short vector FADDD with an FMACS trigger instruction
FADDD D4, D4, D12
FMACS S0, S3, S2
Table 22-3 lists the pipeline stages for Example 22-3.

Table 22-3 Exceptional short vector FADDD with an FMACS trigger instruction

Instruction cycle number
1 2 3
D I E1
- D D
After exception processing begins, the FPEXC register fields contain the following:
EX 1 The VFP11 coprocessor is in the exceptional state.
EN 1
FP2V 0 FPINST2 does not contain a valid instruction.
VECITR 010 Three iterations remain.
INV 0
UFC 0
OFC 1 Exception detected is a potential overflow.
IOC 0
The FPINST register contains the FADDD instruction with the following fields modified to
reflect the register address of the first iteration:
Fd/D 0100/0
Fn/N 0100/0
Fm/M 1100/0
FPINST2 contains invalid data.
Copyright © 2004-2009 ARM Limited. All rights reserved.
Non-Confidential, Unrestricted Access
; Short vector double-precision add of length 4
; Scalar single-precision mac
4 5 6 7 8 9
E2 - - - - -
I * -
Destination of exceptional iteration is D4.
Fn source of the first exceptional iteration is D4.
Fm source of the first exceptional iteration is D12.
VFP Exception Handling
10 11 12 13 14
- - - - -
- - - - -
15 16
- -
- -
22-11