Table 3-51 Non-Secure Access Control Register Bit Functions; Figure 3-31 Non-Secure Access Control Register Format - ARM ARM1176JZF-S Technical Reference Manual

Field
Bits
name
[31:19] -
[18] DMA
[17] TL
[16] CL
[15:14] -
[13:0]
CPn
a. n is the coprocessor number from 0 to 13.
ARM DDI 0301H
ID012310
31
SBZ
Table 3-51 lists how the bit values correspond with the Non-Secure Access Control Register
functions.
Function
Reserved.
UNP/SBZ.
Reserves the DMA channels and registers for the Secure world and determines the page tables, Secure
or Non-secure, to use for DMA transfers. For details, see DMA on page 7-10:
0 = DMA reserved for the Secure world only and the Secure page tables are used for DMA transfers,
reset value
1 = DMA can be used by the Non-secure world and the Non-secure page tables are used for DMA
transfers.
Prevents operations in the Non-secure world from locking page tables in TLB lockdown entries.
The Invalidate Single Entry or Invalidate ASID match operations can match a TLB lockdown entry
but an Invalidate All operation only applies to unlocked entries:
0 = Reserve TLB Lockdown registers for Secure operation only, reset value
1 = TLB Lockdown registers available for Secure and Non-secure operation.
Prevents operations in the Non-secure world from changing cache lockdown entries:
0 = Reserve cache lockdown registers for Secure operation only, reset value
1 = Cache lockdown registers available for Secure and Non-secure operation.
Reserved.
UNP/SBZ.
a Determines permission to access the given coprocessor in the Non-secure world:
0 = Secure access only, reset value
1 = Secure or Non-secure access.
Copyright © 2004-2009 ARM Limited. All rights reserved.
Non-Confidential, Unrestricted Access
19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
D
C
M TL SBZ
L
A
CP13
CP12
CP11
CP10
CP9
CP8
CP7
CP6
CP5
CP4
CP3
CP2
CP1
CP0

Figure 3-31 Non-Secure Access Control Register format

Table 3-51 Non-Secure Access Control Register bit functions

System Control Coprocessor
3-56