Advertisement
OCTOSPI I/O manager (OCTOSPIM)
20.5
OCTOSPI I/O manager registers
20.5.1
OCTOSPI I/O manager control register (OCTOSPIM_CR)
Address offset: 0x0000
Reset value: 0x0000 0000
31
30
29
28
Res.
Res.
Res.
Res.
15
14
13
12
Res.
Res.
Res.
Res.
Bits 31:24 Reserved, must be kept at reset value.
Bits 23:16 REQ2ACK_TIME [7:0]: REQ to ACK time
Bits 15:1 Reserved, must be kept at reset value.
Bit 0 MUXEN: Multiplexed mode enable
20.5.2
OCTOSPI I/O manager Port n configuration register
(OCTOSPIM_PnCR) (n=1 to 2)
Address offset: 0x0000 + 0x04*n (n=1 to 2)
Reset value: Block 1: 0x03010111
Reset value: Block 2: 0x07050333
31
30
29
28
Res.
Res.
Res.
Res.
15
14
13
12
Res.
Res.
Res.
Res.
608/2301
27
26
25
Res.
Res.
Res.
11
10
9
Res.
Res.
Res.
In Multiplexed mode (MUXEN = 1), this field defines the time between two transactions.
The value is the number of OCTOSPI clock cycles - 1
This bit enables the multiplexing of the two OCTOSPIs.
0: No multiplexing
1: OCTOSPI1 and OCTOSPI2 are multiplexed over the same bus
27
26
25
Res.
IOHSRC[1:0]
IOHEN
rw
rw
11
10
9
Res.
Res.
NCSSRC NCSEN
rw
24
23
22
21
Res.
rw
rw
rw
8
7
6
5
Res.
Res.
Res.
Res.
24
23
22
21
Res.
Res.
Res.
rw
8
7
6
5
Res.
Res.
DQSSRC DQSEN
rw
rw
RM0432 Rev 6
20
19
18
REQ2ACK_TIME[7:0]
rw
rw
rw
4
3
2
Res.
Res.
Res.
20
19
18
Res.
Res.
IOLSRC[1:0]
rw
4
3
2
Res.
Res.
CLKSRC CLKEN
rw
RM0432
17
16
rw
rw
1
0
Res.
MUXEN
rw
17
16
IOLEN
rw
rw
1
0
rw
rw
Advertisement
Need help?
Do you have a question about the STM32L4+ Series and is the answer not in the manual?