ST STM32L4+ Series Reference Manual page 241

RM0432
All the peripheral clocks are derived from their bus clock (HCLK, PCLK1 or PCLK2) except:
•
The 48 MHz clock, used for USB OTG FS, SDMMC and RNG. This clock is derived
(selected by software) from one of the four following sources:
–
–
–
–
When the MSI clock is auto-trimmed with the LSE, it can be used by the USB OTG FS
device.
When available, the HSI48 48 MHz clock can be coupled to the clock recovery system
allowing adequate clock connection for the USB OTG FS (Crystal less solution).
•
The ADCs clock which is derived (selected by software) from one of the following
sources:
–
–
•
The U(S)ARTs clocks which are derived (selected by software) from one of the four
following sources:
–
–
–
–
The wakeup from Stop mode is supported only when the clock is HSI16 or LSE.
•
The I
following sources:
–
–
–
The wakeup from Stop mode is supported only when the clock is HSI16.
•
The SAI1 and SAI2 clocks which are derived (selected by software) from one of the
following sources:
–
–
–
–
–
•
The DFSDM audio clock which is derived (selected by software) from one of the
following sources:
–
–
–
• The LTDC clock. The LTDC clock is generated from a specific PLL (PLLSAI2).
•
The DSI clock. To generate the DSI clocks, the high-speed external crystal (HSE) must
be available.
main PLL VCO (PLL48M1CLK)
PLLSAI1 VCO (PLL48M2CLK)
MSI clock
HSI48 internal oscillator
system clock (SYSCLK)
PLLSAI1 VCO (PLLADC1CLK)
system clock (SYSCLK)
HSI16 clock
LSE clock
APB1 or APB2 clock (PCLK1 or PCLK2 depending on which APB is mapped the
U(S)ART)
2
Cs clocks which are derived (selected by software) from one of the three
system clock (SYSCLK)
HSI16 clock
APB1 clock (PCLK1)
an external clock mapped on SAI1_EXTCLK for SAI1 and SAI2_EXTCLK for SAI2
PLLSAI1 VCO (PLLSAI1CLK)
PLLSAI2 VCO (PLLSAI2CLK)
main PLL VCO (PLLSAI3CLK)
HSI16 clock
SAI1 clock
HSI clock
MSI clock
RM0432 Rev 6
Reset and clock control (RCC)
241/2301
320