ST STM32L4+ Series Reference Manual page 301

RM0432
Bit 30 OPAMPSMEN: OPAMP interface clocks enable during Sleep and Stop modes
Bit 29 DAC1SMEN: DAC1 interface clocks enable during Sleep and Stop modes
Bit 28 PWRSMEN: Power interface clocks enable during Sleep and Stop modes
Bit 27 Reserved, must be kept at reset value.
Bit 25 CAN1SMEN: CAN1 clocks enable during Sleep and Stop modes
Bit 24 CRSSMEN: CRS clock enable during Sleep and Stop modes
Bit 23 I2C3SMEN: I2C3 clocks enable during Sleep and Stop modes
Bit 22 I2C2SMEN: I2C2 clocks enable during Sleep and Stop modes
Bit 21 I2C1SMEN: I2C1 clocks enable during Sleep and Stop modes
Bit 20 UART5SMEN: UART5 clocks enable during Sleep and Stop modes
Bit 19 UART4SMEN: UART4 clocks enable during Sleep and Stop modes
Bit 18 USART3SMEN: USART3 clocks enable during Sleep and Stop modes
Set and cleared by software.
0: OPAMP interface clocks disabled by the clock gating
1: OPAMP interface clocks enabled by the clock gating
Set and cleared by software.
0: DAC1 interface clocks disabled by the clock gating
1: DAC1 interface clocks enabled by the clock gating
Set and cleared by software.
0: Power interface clocks disabled by the clock gating
1: Power interface clocks enabled by the clock gating
Set and cleared by software.
0: CAN1 clocks disabled by the clock gating
1: CAN1 clocks enabled by the clock gating
Set and cleared by software.
0: CRS clocks disabled by the clock gating
1: CRS clocks enabled by the clock gating
Set and cleared by software.
0: I2C3 clocks disabled by the clock gating
1: I2C3 clocks enabled by the clock gating
Set and cleared by software.
0: I2C2 clocks disabled by the clock gating
1: I2C2 clocks enabled by the clock gating
Set and cleared by software.
0: I2C1 clocks disabled by the clock gating
1: I2C1 clocks enabled by the clock gating
Set and cleared by software.
0: UART5 clocks disabled by the clock gating
1: UART5 clocks enabled by the clock gating
Set and cleared by software.
0: UART4 clocks disabled by the clock gating
1: UART4 clocks enabled by the clock gating
Set and cleared by software.
0: USART3 clocks disabled by the clock gating
1: USART3 clocks enabled by the clock gating
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
RM0432 Rev 6
Reset and clock control (RCC)
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
(1)
during Sleep and Stop modes
301/2301
320