Download Print this page

ST STM32L4+ Series Reference Manual page 216

Hide thumbs Also See for STM32L4+ Series:

Advertisement

Power control (PWR)
will be configured in floating state or to their pull-up pull-down reset value (for some I/Os
listed in
Section 8.3.1: General-purpose I/O
Shutdown mode
Mode entry
Mode exit
Wakeup latency
5.3.11
Auto-wakeup from low-power mode
The RTC can be used to wakeup the MCU from low-power mode without depending on an
external interrupt (Auto-wakeup mode). The RTC provides a programmable time base for
waking up from Stop (0, 1 or 2) or Standby mode at regular intervals. For this purpose, two
of the three alternative RTC clock sources can be selected by programming the
RTCSEL[1:0] bits in the
Low-power 32.768 kHz external crystal oscillator (LSE OSC)
This clock source provides a precise time base with very low-power consumption.
Low-power internal RC Oscillator (LSI)
This clock source has the advantage of saving the cost of the 32.768 kHz crystal. This
internal RC Oscillator is designed to add minimum power consumption.
To wakeup from Stop mode with an RTC alarm event (or RTC SSRU event which is only
available on STM32L4P5xx and STM32L4Q5xx devices), it is necessary to:
Configure the EXTI Line 18 to be sensitive to rising edge
Configure the RTC to generate the RTC alarm
To wakeup from Standby mode, there is no need to configure the EXTI Line 18.
To wakeup from Stop mode with an RTC wakeup event, it is necessary to:
Configure the EXTI Line 20 to be sensitive to rising edge
Configure the RTC to generate the RTC alarm
To wakeup from Standby mode, there is no need to configure the EXTI Line 20.
216/2301
(GPIO)).
Table 35. Shutdown mode
WFI (Wait for Interrupt) or WFE (Wait for Event) while:
– SLEEPDEEP bit is set in Cortex
– No interrupt (for WFI) or event (for WFE) is pending
– LPMS = "1XX" in PWR_CR1
– WUFx bits are cleared in power status register 1 (PWR_SR1)
On return from ISR while:
– SLEEPDEEP bit is set in Cortex
– SLEEPONEXT = 1
– No interrupt is pending
– LPMS = "1XX" in PWR_CR1 and
– WUFx bits are cleared in power status register 1 (PWR_SR1)
– The RTC flag corresponding to the chosen wakeup source (RTC
Alarm A, RTC Alarm B, RTC wakeup, tamper or timestamp flags) is
cleared
WKUPx pin edge, RTC event, external Reset in
Reset phase
Backup domain control register
RM0432 Rev 6
Description
®
-M4 System Control register
®
-M4 System Control register
NRST
(RCC_BDCR):
RM0432
pin

Advertisement

loading
Need help?

Need help?

Do you have a question about the STM32L4+ Series and is the answer not in the manual?

Subscribe to Our Youtube Channel