Download Print this page

ST STM32L4+ Series Reference Manual page 1041

Hide thumbs Also See for STM32L4+ Series:

Advertisement

RM0432
Table 210. DSIHOST register map and reset values (continued)
Offset
Register
DSI_VHBPCR
0x004C
Reset value
DSI_VLCR
0x0050
Reset value
DSI_VVSACR
0x0054
Reset value
DSI_VVBPCR
0x0058
Reset value
DSI_VVFPCR
0x005C
Reset value
DSI_VVACR
0x0060
Reset value
DSI_LCCR
0x0064
Reset value
DSI_CMCR
0x0068
Reset value
DSI_GHCR
0x006C
Reset value
DSI_GPDR
0x0070
Reset value
DSI_CMCR
0x0074
Reset value
DSI_TCCR0
0x0078
Reset value
DSI_TCCR1
0x007C
Reset value
DSI_TCCR2
0x0080
Reset value
DSI_TCCR3
0x0084
Reset value
DSI_TCCR4
0x0088
Reset value
DSI_TCCR5
0x008C
Reset value
DSI_CLCR
0x0094
Reset value
DSI_CLTCR
0x0098
Reset value
DSI Host (DSIHOST) applied to STM32L4R9xx and STM32L4S9xx only
0
0 0
DATA4[7:0]
0
0 0
0 0
0 0 0
0 0
HSTX_TOCNT[15:0]
0
0 0
0
0 0 0
0 0
0
HS2LP_TIME[9:0]
0 0
0 0
RM0432 Rev 6
0
0 0
0 0
0 0
0
0
0 0
0
0
0 0
WCMSB[7:0]
WCLSB[7:0]
0 0 0
0 0
0 0 0
0
DATA3[7:0]
DATA2[7:0]
0 0 0
0 0
0 0 0
0
0 0 0
0 0
0 0 0
0
0 0
0
0 0
0
0 0
0
0 0
0
0 0
0
0 0 0
0 0
0
HBP[11:0]
0
0 0 0
0 0
0 0
0 0 0
HLINE[14:0]
0 0 0
0 0
0 0
0 0 0
VSA[9:0]
0
0 0
0 0
0 0 0
VBP[9:0]
0
0 0
0 0
0 0 0
VFP[9:0]
0
0 0
0 0
0 0 0
VA[13:0]
0
0
0 0
0 0
0 0 0
CMDSIZE[15:0]
0 0 0
0 0
0 0
0 0 0
0 0 0
0
VCID
0 0 0
0 0
0 0
0 0 0
DATA1[7:0]
0 0 0
0 0
0 0
0 0 0
0 0
0 0 0
LPRX_TOCNT[15:0]
0 0 0
0 0
0 0
0 0 0
HSRD_TOCNT[15:0]
0 0 0
0 0
0 0
0 0 0
LPRD_TOCNT[15:0]
0 0 0
0 0
0 0
0 0 0
HSWR_TOCNT[15:0]
0 0 0
0 0
0 0
0 0 0
LSWR_TOCNT[15:0]
0 0 0
0 0
0 0
0 0 0
BTA_TOCNT[15:0]
0 0 0
0 0
0 0
0 0 0
LP2HS_TIME[9:0]
0
0 0
0 0
0 0 0
0 0
0 0
0 0
0 0
0 0
0 0
0 0
0 0
DT[5:0]
0 0
0 0
0 0
0 0
0 0
0 0
0 0
0 0
0 0
0 0
0 0
1041/2301
1044

Advertisement

loading
Need help?

Need help?

Do you have a question about the STM32L4+ Series and is the answer not in the manual?

Subscribe to Our Youtube Channel