ST STM32U5 Getting Started
  1. Manuals
  2. Brands
  3. ST Manuals
  4. Computer Hardware
  5. STM32U5
  6. Getting started

ST STM32U5 Getting Started

Mcu hardware development
Hide thumbs Also See for STM32U5:
Table of Contents

Advertisement

Quick Links

Download this manual
AN5373
Application note
Getting started with STM32U5 MCU hardware development
Introduction
This application note is intended for system designers who require a hardware implementation overview of the development
board features: power supply, clock management, reset control, boot mode settings, and debug management.
It details how to use the STM32U5 series microcontrollers (named STM32U5) and describes the minimum hardware resources
required to develop an application using these MCUs.
This document also includes detailed reference design schematics with the description of the main components, interfaces, and
modes.
AN5373 - Rev 6 - September 2023
www.st.com
For further information contact your local STMicroelectronics sales office.

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32U5 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Related Manuals for ST STM32U5

Summary of Contents for ST STM32U5

  • Page 1 This application note is intended for system designers who require a hardware implementation overview of the development board features: power supply, clock management, reset control, boot mode settings, and debug management. It details how to use the STM32U5 series microcontrollers (named STM32U5) and describes the minimum hardware resources required to develop an application using these MCUs.

  • Page 2: General Information

    AN5373 General information General information ‑M33‑based microcontrollers. ® ® This document applies to the STM32U5 series Arm Cortex Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere. Reference documents ® Reference manual STM32U5 series Arm...

  • Page 3: Power Supply Management

    – The SMPS power supply pins (VLXSMPS, VDD11, VDDSMPS, VSSSMPS) are available only on packages with SMPS. In such packages, the STM32U5 devices embed two regulators, one LDO and one SMPS in parallel, to provide the V supply to digital peripherals. A 4.7 μF total external CORE capacitor and a 2.2 µH coil are required on VDD11 pins.
  • Page 4 DD11DSI is the external power supply for the DSI transceiver and must be connected to VDD11. DD11DSI The following figures present an overview of the STM32U5 devices power supply, depending on the SMPS presence. AN5373 - Rev 6 page 4/47...
  • Page 5 AN5373 Power supplies Figure 1. STM32U535xxxxQ and STM32U545xxxxQ power supply overview (with SMPS) domain A/D converters VDDA Comparators D/A converters VSSA Operational amplifiers Voltage reference buffer VDDUSB USB transceiver domain DDIO2 DDIO2 VDDIO2 I/O ring PG[15:2] domain DDIO1 I/O ring Reset block Temperature sensor domain...
  • Page 6 AN5373 Power supplies Figure 2. STM32U535xx and STM32U545xx power supply overview (without SMPS) domain A/D converters VDDA Comparators D/A converters VSSA Operational amplifiers Voltage reference buffer USB transceiver domain DDIO2 DDIO2 VDDIO2 I/O ring PG[15:2] domain DDIO1 I/O ring domain CORE Reset block Temperature sensor...
  • Page 7 AN5373 Power supplies Figure 3. STM32U575xQ and STM32U585xQ power supply overview (with SMPS) domain 2 x A/D converters VDDA 2 x comparators 2 x D/A converters VSSA 2 x operational amplifiers Voltage reference buffer VDDUSB USB transceiver domain DDIO2 DDIO2 VDDIO2 I/O ring PG[15:2]...
  • Page 8 AN5373 Power supplies Figure 4. STM32U575xx and STM32U585xx power supply overview (without SMPS) domain 2 x A/D converters VDDA 2 x comparators 2 x D/A converters VSSA 2 x operational amplifiers Voltage reference buffer VDDUSB USB transceiver domain DDIO2 DDIO2 VDDIO2 I/O ring PG[15:2]...
  • Page 9 AN5373 Power supplies Figure 5. STM32U5F/5G/59/5AxxxxxQ power supply overview (with SMPS) domain A/D converters VDDA Comparators D/A converters VSSA Operational amplifiers Voltage reference buffer VDDUSB VDD11USB USB transceiver VDDDSI VDD11DSI DSI transceiver domain DDIO2 DDIO2 VDDIO2 I/O ring PG[15:2] domain DDIO1 I/O ring Reset block...

  • Page 10: Independent Analog Peripherals Supply

    AN5373 Power supplies Figure 6. STM32U5F/5G/59/5Axxx power supply overview (without SMPS) domain A/D converters VDDA Comparators D/A converters VSSA Operational amplifiers Voltage reference buffer VDDUSB VDD11USB USB transceiver domain DDIO2 DDIO2 VDDIO2 I/O ring PG[15:2] domain DDIO1 I/O ring domain CORE Reset block Core...

  • Page 11: Independent I/O Supply Rail

    AN5373 Power supplies ADC and DAC reference voltage To ensure a better accuracy on low-voltage inputs and outputs, the user can connect to VREF+ pin, a separate reference voltage lower than V is the highest voltage, represented by the full-scale value, for an analog input (ADC) or output (DAC) REF+ signal.

  • Page 12: Voltage Regulator

    The battery charging is enabled by setting VBE bit in PWR_BDCR2. It is automatically disabled in VBAT mode. 2.1.5 Voltage regulator The STM32U5 devices embed the following internal regulators in parallel to provide the V supply for digital CORE peripherals, SRAMs, and the embedded flash memory: •...

  • Page 13: Power Supply For I/O Analog Switches

    AN5373 Power supply schemes Dynamic Voltage scaling management Both LDO and SMPS regulators can provide four different voltages (voltage scaling) and can operate in all Stop modes. Both regulators also can operate in the following ranges: • Range 1 (1.2 V, 160 MHz), high performance: provides a typical output voltage at 1.2 V. It is used when the system clock frequency is up to 160 MHz.

  • Page 14: Figure 7. Power Supply Scheme For U535/545/575/585Xxxxq (With Smps)

    AN5373 Power supply schemes Figure 7. Power supply scheme for U535/545/575/585xxxxQ (with SMPS) Backup circuitry VBAT 1.65 – 3.6 V (LSE, RTC, TAMP, backup registers, backup SRAM) 3.3 V Power switch VDDUSB 100 nF VDDSMPS Voltage regulator 10 µF SMPS CORE VLXSMPS SMPS ON...
  • Page 15 AN5373 Power supply schemes Figure 8. Power supply scheme for STM32U535/545/575/585xx (without SMPS) VBAT Backup circuitry (LSE, RTC, TAMP 1.65 – 3.6 V backup registers, backup SRAM) 3.3 V VDDUSB 100 nF VCAP Power switch 4.7 µF CORE n x VDD CORE regulator DDIO1...

  • Page 16: Figure 9. Power Supply Scheme For Stm32U5F/5G/59/5Axxx (With Smps)

    AN5373 Power supply schemes Figure 9. Power supply scheme for STM32U5F/5G/59/5Axxx (with SMPS) VBAT 1.55 – 3.6 V Backup circuitry (LSE, RTC, TAMP, backup registers, 3.3 V backup SRAM) VDDUSB Power switch 100 nF VDDDSI 100 nF VDDSMPS Voltage regulator 10 µF SMPS CORE...
  • Page 17 AN5373 Power supply schemes Figure 10. Power supply scheme for STM32U5F/5G/59/5Axxx (without SMPS) VBAT 1.65 – 3.6 V Backup circuitry (LSE, RTC, TAMP, backup registers, DDUSB backup SRAM) VDDUSB Power switch 100 nF VCAP 4.7 µF CORE n x VDD CORE regulator DDIO1...

  • Page 18: Power Supply Sequence Between Vdda, Vddusb, Vddio2, And Vdd

    AN5373 Power supply sequence between VDDA, VDDUSB, VDDIO2, and VDD Power supply sequence between V , and V DDUSB DDIO2 2.3.1 Power supply isolation The devices feature a powerful reset system that ensures the main power supply (V ) has reached a valid operating range before releasing the MCU reset.

  • Page 19: Reset And Power-Supply Supervisor

    AN5373 Reset and power-supply supervisor Example of computation of the energy provided to the MCU during the power-down phase If the sum of decoupling capacitors on V is 10 μF and V drops below 1 V while V is still at 3.3 V, the energy remaining in the decoupling capacitors is: E = 1 C ×...

  • Page 20: Backup Domain Reset

    AN5373 Reset and power-supply supervisor The system reset signal provided to the device is output on the NRST pin. The pulse generator guarantees a minimum reset pulse duration of 20 μs for each internal reset source. In case of an external reset, the reset pulse is generated while the NRST pin is asserted low.

  • Page 21: Packages

    AN5373 Packages Packages Package summary The package selection must consider the constraints that are strongly dependent upon the application. The list below summarizes the most frequent ones: • Number of interfaces required: Some interfaces may not be available on some packages. Some interfaces combinations may not be possible on some packages.

  • Page 22: Conversion From Ufbga169 To Tfbga169 Boards

    AN5373 Conversion from UFBGA169 to TFBGA169 boards Table 1. Package summary for STM32U5 devices Pitch STM32U535/ STM32U575/ STM32U59/ STM32U5F/ Package Size (mm) Height (mm) (mm) 545xx 585xx 5Axxx 5Gxxx LQFP48 7 × 7 UFQFPN48 7 × 7 LQFP64 10 × 10 UFBGA64 5 ×...

  • Page 23: Pinout Summary

    Pinout summary Table 2. Pinout summary for STM32U5 devices Pin name Specific I/Os PC14-OSC32_IN PC15- OSC32_OUT PH0-OSC_IN PH1-OSC_OUT System pins NRST PH3-BOOT0 Power pins VBAT VDDUSB VSSA VREF- VREF+ VDDA VDDIO2 VDD11 VDDSMPS...
  • Page 24 Pin name VSSSMPS VLXSMPS VCAP VDDDSI VDD11DSI VSSDSI VDD11USB Number of VDD Number of VSS 1. 'X' means that the pin is present. 2. 'o' means that VDD and VDDUSB are internally connected and available on a single pin. 3. 'o' means that VSSA and VREF- are internally connected and available on a single pin. 4.

  • Page 25: Clocks

    AN5373 Clocks Clocks The following clock sources can be used to drive the system clock (SYSCLK): • HSI16: high-speed internal 16 MHz RC oscillator clock • MSIS: multi-speed internal RC oscillator clock • HSE: high-speed external crystal or clock, from 4 to 50 MHz •...

  • Page 26: External Crystal/Ceramic Resonator (Hse Crystal)

    AN5373 HSI16 clock 4.1.1 External crystal/ceramic resonator (HSE crystal) The 4 to 50 MHz external oscillator has the advantage of producing a very accurate rate on the main clock. The associated hardware configuration is shown in Table 3. Refer to the electrical characteristics section of the datasheet for more details.
  • Page 27 AN5373 LSE clock The crystal oscillator driving strength can be changed at runtime using the LSEDRV[1:0] bits in RCC_BDCR, to obtain the best compromise between robustness and short startup time on one side, and low-power-consumption on the other side. External source (LSE bypass) In this mode, an external clock source must be provided, with a frequency up to 1 MHz.

  • Page 28: Boot Configuration

    TZEN option bit (TZEN = 0), the boot space is as detailed in the table below. ® Table 4. Boot modes when TrustZone is disabled (TZEN = 0) nBOOT0 nSWBOOT0 BOOT0 Boot address ST programmed FLASH_ FLASH_ Boot area option‑byte selection default value pin PH3 OPTR[27] OPTR[26] Boot address defined by user option...

  • Page 29: Embedded Bootloader And Rss

    0x0C00 0000 SECBOOTADD0[24:0] Embedded bootloader and RSS The embedded bootloader is located in the system memory and programmed by ST during production. It is used to reprogram the flash memory by using the following serial interfaces: • USART: USART1 on pins PA9/PA10, USART2 on pins PA2/PA3, USART3 on pins PC10/PC11 •...

  • Page 30: Debug Management

    AN5373 Debug management Debug management ® ™ The serial wire/JTAG debug port (SWJ-DP) is an Arm standard CoreSight debug port. The host/target interface is the hardware equipment that connects the host to the application board. This interface is made of three components: a hardware debug tool, a serial-wire connector, and a cable connecting the host to the debug tool.

  • Page 31: Flexible Swj-Dp Pin Assignment

    AN5373 Pinout and debug port pins 6.2.2 Flexible SWJ-DP pin assignment After reset (SYSRESETn or PORESETn), all five pins used for the SWJ-DP are assigned as dedicated pins that are immediately usable by the debugger host. Note: The trace outputs are not assigned except if explicitly programmed by the debugger host. The table below shows the different possibilities for releasing some pins (refer to document for more details).

  • Page 32: Swj-Dp Connection With Standard Jtag Connector

    6.2.4 SWJ-DP connection with standard JTAG connector The figure below shows the connection between the device and a standard JTAG connector. Figure 15. JTAG connector implementation JTAG connector Connector 2 x 10 STM32U5 MCU VTREF nJTRST nTRST JTDI JTMS/SWDIO JTCK/SWCLK...

  • Page 33: Swd Port Connection With Standard Swd Connector

    6.3.2 SWD port connection with standard SWD connector The figure below shows the connection between the device and a standard SWD connector. Figure 16. SWD connector implementation NRST SWCLK/PA14 SWDIO/PA13 SWD connector STM32U5 device AN5373 - Rev 6 page 33/47...

  • Page 34: Recommendations

    AN5373 Recommendations Recommendations PCB (printed circuit board) For technical reasons, it is best to use a multilayer PCB, with a separate layer dedicated to ground (V ) and another dedicated to the V supply. This provides a good decoupling and a good shielding effect. For many applications, economical reasons prohibit the use of this type of board.

  • Page 35: Other Signals

    AN5373 Other signals The figure below shows the typical layout of such a VDD/VSS pin pair. Figure 17. Typical layout for VDD/VSS pin pair Via to VDD Via to VSS STM32 Other signals When designing an application, the EMC performance can be improved by closely studying the following: •...

  • Page 36: Reference Design

    Description The reference designs shown in the next sections are based on STM32U5 devices in LQFP144 and TFBGA216 packages. This reference design can be tailored to any STM32U5 device with a different package, using the pin correspondence given in Section 8.2 and Design reference for a STM32U599/5A9/5F9/5G9 device (with SMPS).

  • Page 37: Design Reference For A Stm32U5 Device (With And Without Smps)

    AN5373 Design reference for a STM32U5 device (with and without SMPS) Design reference for a STM32U5 device (with and without SMPS) Table 9 lists the components used for a STM32U5 design reference : • based on STM32U535/545/575/585xxxxQ device, with SMPS (see Figure •...

  • Page 38: Figure 18. Stm32U535/545/575/585Xxxxq Reference Design (With Smps)

    AN5373 Design reference for a STM32U5 device (with and without SMPS) Figure 18. STM32U535/545/575/585xxxxQ reference design (with SMPS) AN5373 - Rev 6 page 38/47...

  • Page 39: Figure 19. Stm32U5Xxx Reference Design (Without Smps)

    AN5373 Design reference for a STM32U5 device (with and without SMPS) Figure 19. STM32U5xxx reference design (without SMPS) AN5373 - Rev 6 page 39/47...

  • Page 40: Table 10. Components Of Stm32U599 Discovery Kit

    AN5373 Design reference for a STM32U5 device (with and without SMPS) Table 10 lists the components in the STM32U599 discovery kit STM32U599J-DK (reference design MB1662) based on STM32U599xxxxQ device, with SMPS (see Figure 20). Table 10. Components of STM32U599 discovery kit...

  • Page 41: Figure 20. Stm32U59/5A/5F/5Gxxxxxq Reference Design (With Smps)

    AN5373 Design reference for a STM32U5 device (with and without SMPS) Figure 20. STM32U59/5A/5F/5GxxxxxQ reference design (with SMPS) AN5373 - Rev 6 page 41/47...

  • Page 42: Revision History

    Section 2 Power supply management • Section 8.2 Component references 14-Nov-2022 Updated various typos and Section 8.2 Component references 16-Feb-2023 Document updated to cover entire STM32U5 series microcontrollers Updated: • Voltage range values for V and V in Section 2.1 Power...

  • Page 43: Table Of Contents

    AN5373 Contents Contents General information ............. . . 2 Power supply management .
  • Page 44 Description ..............36 Design reference for a STM32U5 device (with and without SMPS) ....37 Revision history .

  • Page 45: List Of Tables

    Components of STM32U5 device design reference ........

  • Page 46: List Of Figures

    AN5373 List of figures List of figures Figure 1. STM32U535xxxxQ and STM32U545xxxxQ power supply overview (with SMPS)..... . . 5 Figure 2.
  • Page 47 ST’s terms and conditions of sale in place at the time of order acknowledgment. Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’...

Table of Contents