Octo-SPI interface (OCTOSPI)
Table 122. OCTOSPI register map and reset values (continued)
Offset
Register
OCTOSPI_FCR
0x0024
Reset value
0x0028
-
Reserved
0x003C
OCTOSPI_DLR
0x0040
Reset value
0x0044
Reserved
OCTOSPI_AR
0x0048
Reset value
0x004C
Reserved
OCTOSPI_DR
0x0050
Reset value
0x0054
-
Reserved
0x007C
OCTOSPI_
PSMKR
0x0080
Reset value
0x0084
Reserved
OCTOSPI_
PSMAR
0x0088
Reset value
0x008C
Reserved
OCTOSPI_PIR
0x0090
Reset value
0x0094
-
Reserved
0x00FC
OCTOSPI_CCR
0x0100
Reset value
0x0104
Reserved
OCTOSPI_TCR
0x0108
Reset value
0x010C
Reserved
602/2301
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
DMODE
[2:0]
0
0
0
0
0
0
0
0
DL[31:0]
0
0
0
0
0
0
0
0
ADDRESS[31:0]
0
0
0
0
0
0
0
0
DATA[31:0]
0
0
0
0
0
0
0
0
MASK[31:0]
0
0
0
0
0
0
0
0
MATCH[31:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
RM0432 Rev 6
0
0 0
0
0
0
0
0
0
0
0 0
0
0
0
0
0
0
0
0 0
0
0
0
0
0
0
0
0 0
0
0
0
0
0
0
0
0 0
0
0
0
0
0
0
INTERVAL[15:0]
0
0 0
0
0
0
0
0
0
0 0
0
0
0
0
RM0432
0
0
0 0
0
0
0
0
0 0
0
0
0
0
0 0
0
0
0
0
0 0
0
0
0
0
0 0
0
0
0
0
0 0
0
0
0
0
0 0
0
0
0
0
0 0
DCYC[4:0]
0
0
0
0 0
Need help?
Do you have a question about the STM32L4+ Series and is the answer not in the manual?