Digital filter for sigma delta modulators (DFSDM)
Table 191. DFSDM register map and reset values (continued)
Register
Offset
name
DFSDM_
FLT2EXMAX
0x230
reset value
1
DFSDM_
FLT2EXMIN
0x234
reset value
0
DFSDM_
FLT2CNVTIMR
0x238
reset value
0
0x23C -
Reserved
0x27C
DFSDM_
FLT3CR1
0x280
reset value
DFSDM_
FLT3CR2
0x284
reset value
DFSDM_
FLT3ISR
0x288
reset value
DFSDM_
FLT3ICR
0x28C
reset value
DFSDM_
FLT3JCHGR
0x290
reset value
DFSDM_
FLT3FCR
0x294
reset value
0
DFSDM_
FLT3JDATAR
0x298
reset value
0
888/2301
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
RCH[2:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
EXMAX[23:0]
0
0
0
0
0
0
0
0
EXMIN[23:0]
1
1
1
1
1
1
1
1
CNVCNT[27:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
AWDCH[7:0]
0
0
0
0
0
0
0
0
0
FOSR[9:0]
0
0
0
0
0
0
JDATA[23:0]
0
0
0
0
0
0
0
0
RM0432 Rev 6
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
JEXTSEL[4:0]
0
0
0
0
0
0
0
EXCH[7:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
RM0432
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
JCHG[7:0]
0
0
0
0
1
IOSR[7:0]
0
0
0
0
0
0
0
0
Need help?
Do you have a question about the STM32L4+ Series and is the answer not in the manual?