Download Print this page

ST STM32L4+ Series Reference Manual page 1014

Hide thumbs Also See for STM32L4+ Series:

Advertisement

DSI Host (DSIHOST) applied to STM32L4R9xx and STM32L4S9xx only
30.15.44 DSI Host Interrupt Enable Register 1 (DSI_IER1)
Address offset: 0x00C8
Reset value: 0x0000 0000
31
30
29
28
Res.
Res.
Res.
Res.
15
14
13
12
GPRXE
Res.
Res.
Res.
IE
rw
Bits 31: 13 Reserved, must be kept at reset value
Bit 12 GPRXEIE: Generic Payload Receive Error Interrupt Enable
Bit 11 GPRDEIE: Generic Payload Read Error Interrupt Enable
Bit 10 GPTXEIE: Generic Payload Transmit Error Interrupt Enable
Bit 9 GPWREIE: Generic Payload Write Error Interrupt Enable
Bit 8 GCWREIE: Generic Command Write Error Interrupt Enable
Bit 7 LPWREIE: LTDC Payload Write Error Interrupt Enable
Bit 6 EOTPEIE: EoTp Error Interrupt Enable
1014/2301
27
26
25
Res.
Res.
Res.
11
10
9
GPRDE
GPTXE
GPWRE
GCWR
IE
IE
IE
rw
rw
rw
This bit enables the interrupt generation on Generic Payload Receive Error.
0: Interrupt on Generic Payload Receive Error disabled.
1: Interrupt on Generic Payload Receive Error enabled.
This bit enables the interrupt generation on Generic Payload Read Error.
0: Interrupt on Generic Payload Read Error disabled.
1: Interrupt on Generic Payload Read Error enabled.
This bit enables the interrupt generation on Generic Payload Transmit Error.
0: Interrupt on Generic Payload Transmit Error disabled.
1: Interrupt on Generic Payload Transmit Error enabled.
This bit enables the interrupt generation on Generic Payload Write Error.
0: Interrupt on Generic Payload Write Error disabled.
1: Interrupt on Generic Payload Write Error enabled.
This bit enables the interrupt generation on Generic Command Write Error.
0: Interrupt on Generic Command Write Error disabled.
1: Interrupt on Generic Command Write Error enabled.
This bit enables the interrupt generation on LTDC Payload Write Error.
0: Interrupt on LTDC Payload Write Error disabled.
1: Interrupt on LTDC Payload Write Error enabled.
This bit enables the interrupt generation on EoTp Error.
0: Interrupt on EoTp Error disabled.
1: Interrupt on EoTp Error enabled.
24
23
22
21
Res.
Res.
Res.
Res.
8
7
6
5
LPWR
EOTPE
PSE
EIE
EIE
IE
IE
rw
rw
rw
rw
RM0432 Rev 6
20
19
18
17
Res.
Res.
Res.
Res.
4
3
2
CRCE
ECCM
ECCSE
TOLPRX
IE
EIE
IE
IE
rw
rw
rw
rw
RM0432
16
Res.
1
0
TOHSTX
IE
rw

Advertisement

loading
Need help?

Need help?

Do you have a question about the STM32L4+ Series and is the answer not in the manual?

Subscribe to Our Youtube Channel