ST STM32L4+ Series Reference Manual page 529

RM0432
Table 109. FMC_BCRx bitfields (Synchronous multiplexed read mode) (continued)
Bit number
10
9
8
7
6
5-4
3-2
1
0
Table 110. FMC_BTRx bitfields (Synchronous multiplexed read mode)
Bit number
31:30
29:28
27-24
27-24
23-20
19-16
15-8
7-4
3-0
Bit name
Reserved 0x0
WAITPOL To be set according to memory
BURSTEN 0x1
Reserved 0x1
FACCEN Set according to memory support (NOR Flash memory)
MWID As needed
MTYP 0x1 or 0x2
MUXEN As needed
MBKEN 0x1
Bit name
DATAHLD Don't care
ACCMOD 0x0
DATLAT Data latency
DATLAT Data latency
0x0 to get CLK = HCLK
CLKDIV 0x1 to get CLK = 2 × HCLK
..
BUSTURN Time between NEx high to NEx low (BUSTURN HCLK).
DATAST Don't care
ADDHLD Don't care
ADDSET Don't care
RM0432 Rev 6
Flexible static memory controller (FSMC)
Value to set
Value to set
529/2301
554