ST STM32L4+ Series Reference Manual page 451

RM0432
13.5.23 DMA2D register map
The following table summarizes the DMA2D registers. Refer to
organization
Offset Register
DMA2D_CR
0x0000
Reset value
DMA2D_ISR
0x0004
Reset value
DMA2D_IFCR
0x0008
Reset value
DMA2D_FGMAR
0x000C
Reset value
DMA2D_FGOR
0x0010
Reset value
DMA2D_BGMAR
0x0014
Reset value
DMA2D_BGOR
0x0018
Reset value
DMA2D_FGPFCCR
0x001C
Reset value
DMA2D_FGCOLR
0x0020
Reset value
DMA2D_BGPFCCR
0x0024
Reset value
DMA2D_BGCOLR
0x0028
Reset value
DMA2D_FGCMAR
0x002C
Reset value
DMA2D_BGCMAR
0x0030
Reset value
DMA2D_OPFCCR
0x0034
Reset value
for the DMA2D register base address.
Table 73. DMA2D register map and reset values
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
ALPHA[7:0]
0 0 0 0 0 0 0 0
0
ALPHA[7:0]
0 0 0 0 0 0 0 0
0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
Chrom-ART Accelerator controller (DMA2D)
0
0 0
MA[31:0]
0 0 0 0 0 0 0 0 0
0 0
MA[31:0]
0 0 0 0 0 0 0 0 0
0 0
0 0 0 0 0 0
RED[7:0]
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0
RED[7:0]
0 0 0 0 0 0 0 0 0
MA[31:0]
0 0 0 0 0 0 0 0 0
MA[31:0]
0 0 0 0 0 0 0 0 0
0 0
RM0432 Rev 6
Section 2.2: Memory
0 0 0 0 0 0 0
0
0
0 0 0 0 0 0 0 0 0
LO[15:0]
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
LO[15:0]
0 0 0 0 0 0 0 0 0
CS[7:0]
0 0 0 0 0 0 0
GREEN[7:0]
0 0 0 0 0 0 0 0 0
CS[7:0]
0 0 0 0 0 0 0
GREEN[7:0]
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0
0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
CM[3:0]
0 0 0 0 0
BLUE[7:0]
0 0 0 0 0
CM[3:0]
0 0 0 0 0
BLUE[7:0]
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
CM[2:0]
0 0 0
451/2301
452