Download Print this page

ST STM32L4+ Series Reference Manual page 466

Hide thumbs Also See for STM32L4+ Series:

Advertisement

Chrom-GRC™ (GFXMMU)
31
30
29
28
Res.
Res.
Res.
Res.
15
14
13
12
rw
rw
rw
rw
Bits 31:22 Reserved, must be kept at reset value.
Bits 21:4 LO[21:4]: Line offset
Bits 3:0 Reserved, must be kept at reset value.
466/2301
27
26
25
24
Res.
Res.
Res.
Res.
11
10
9
8
LO[15:4]
rw
rw
rw
rw
Line offset of line number x (i.e. offset of block 0 of line x)
RM0432 Rev 6
23
22
21
20
Res.
Res.
rw
rw
7
6
5
4
rw
rw
rw
rw
RM0432
19
18
17
16
LO[21:16]
rw
rw
rw
rw
3
2
1
Res.
Res.
Res.
Res.
0

Advertisement

loading
Need help?

Need help?

Do you have a question about the STM32L4+ Series and is the answer not in the manual?