ST STM32L4+ Series Reference Manual page 789

RM0432
24.5.12 DCMI register map
Register
Offset
name
DCMI_CR
0x00
Reset value
DCMI_SR
0x04
Reset value
DCMI_RIS
0x08
Reset value
DCMI_IER
0x0C
Reset value
DCMI_MIS
0x10
Reset value
DCMI_ICR
0x14
Reset value
DCMI_ESCR
0x18
Reset value 0
DCMI_ESUR
0x1C
Reset value 0
DCMI_CWSTRT
0x20
Reset value
DCMI_CWSIZE
0x24
Reset value
DCMI_DR
0x28
Reset value 0
Refer to
Table 164. DCMI register map and reset values
FEC[7:0]
0 0 0 0 0 0 0 0
FEU[7:0]
0 0 0 0 0 0 0 0
VST[12:0]
0 0 0 0 0 0
VLINE[13:0]
0 0 0 0 0 0 0
BYTE3[7:0]
0 0 0 0 0 0 0 0
Section 2.2 for the register boundary addresses.
0 0 0 0 0 0
LEC[7:0]
0 0 0 0 0 0 0 0 0
LEU[7:0]
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0
0 0 0 0 0 0 0
BYTE2[7:0]
0 0 0 0 0 0 0 0 0
RM0432 Rev 6
Digital camera interface (DCMI)
0 0 0 0 0 0 0
LSC[7:0]
0 0 0 0 0 0 0 0 0
LSU[7:0]
0 0 0 0 0 0 0 0 0
HOFFCNT[13:0]
0 0 0 0 0 0 0 0 0
CAPCNT[13:0]
0 0 0 0 0 0 0 0 0
BYTE1[7:0]
0 0 0 0 0 0 0 0 0
0 0 0 0 0
0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
FSC[7:0]
0 0 0 0 0
FSU[7:0]
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
BYTE0[7:0]
0 0 0 0 0
789/2301
789