Download Print this page

ST STM32L4+ Series Reference Manual page 926

Hide thumbs Also See for STM32L4+ Series:

Advertisement

DSI Host (DSIHOST) applied to STM32L4R9xx and STM32L4S9xx only
30.4
DSI Host functional description
30.4.1
General description
The MIPI
and a generic APB interface that can be used to transmit information to the display. More in
detail:
LTDC interface:
APB slave interface: This interface allows the transmission of generic information in
Command mode, and follows a proprietary register interface. This interface can
operate concurrently with either LTDC interface in either Video mode or Adapted
Command mode.
Video mode pattern generator: This interface allows the transmission of
horizontal/vertical color bar and D-PHY BER testing pattern without any kind of stimuli.
The block diagram of the DSI Host is shown in
RGB
APB
30.4.2
Supported resolutions and frame rates
The DSI specification does not define supported standard resolutions or frame rates.
Display resolution, blanking periods, synchronization events duration, frame rates, and pixel
color depth play a fundamental role in the required bandwidth. In addition, other link related
attributes can influence the ability of the link to support a DSI-specific device. These
attributes can be: display input buffering capabilities, video transmission mode (Burst or
Non-Burst), Bus Turn-Around (BTA) time, concurrent command mode traffic in a video mode
transmission, or display device specifics. All these variables make it difficult to define a
926/2301
®
DSI Host includes dedicated video interfaces internally connected to the LTDC
Used to transmit information in Video mode, in which the transfers from the host
processor to the peripheral take the form of a real-time pixel stream (DPI).
Through a customized mode, this interface can be used to transmit information in
full bandwidth in the Adapted Command mode (DBI).
Figure 204. DSI Host block diagram
LTDC
Ctrl FIFO
LTDC
Interface
LTDC
Pixel FIFO
APB to
Generic FIFO
Generic
Video Mode
Pattern
Generator
Register Bank
Figure
DSI Host
D-PHY
Packet
Interface
Handler
Control
Error Management
RM0432 Rev 6
204.
PPI
D-PHY
RM0432
DATAP1
DATAN1
DATAP0
DATAN0
CLKP
CLKN
MS35899V1

Advertisement

loading
Need help?

Need help?

Do you have a question about the STM32L4+ Series and is the answer not in the manual?

Subscribe to Our Youtube Channel