Download Print this page

ST STM32L4+ Series Reference Manual page 153

Hide thumbs Also See for STM32L4+ Series:

Advertisement

RM0432
3.7.5
Flash status register (FLASH_SR)
Address offset: 0x10
Reset value: 0x0000 0000
Access: no wait state, word, half-word and byte access
31
30
29
Res.
Res.
Res.
Res.
15
14
13
OPTV
RD
Res.
Res.
ERR
ERR
rc_w1
rc_w1
Bits 31:18 Reserved, must be kept at reset value.
Bits 13:10 Reserved, must be kept at reset value.
28
27
26
25
Res.
Res.
Res.
12
11
10
9
FAST
Res.
Res.
ERR
rc_w1
Bit 17 PEMPTY: Program EMPTY
Set by hardware on power-on reset or after OBL_LAUNCH command execution
if the Flash is not programmed and the user intends to boot from the main Flash.
Cleared by hardware on power-on reset or after OBL_LAUNCH command
execution if the Flash is programmed and the user intends to boot from main
Flash. This bit can also be set and cleared by software.
1: The bit value is toggling
0: No effect
This bit can be set to clear the Program Empty bit if an OBL_LAUNCH is done by
software after Flash programming (boot in main Flash selected). It finally forces
the boot in the main Flash, without loosing the debugger connection.
Bit 16 BSY: Busy
This indicates that a Flash operation is in progress. This is set on the beginning
of a Flash operation and reset when the operation finishes or when an error
occurs.
Bit 15 OPTVERR: Option validity error
Set by hardware when the options read may not be the one configured by the
user. If option haven't been properly loaded, OPTVERR is set again after each
system reset.
Cleared by writing 1.
Bit 14 RDERR: PCROP read error
Set by hardware when an address to be read through the D-bus belongs to a
read protected area of the Flash (PCROP protection). An interrupt is generated if
RDERRIE is set in FLASH_CR.
Cleared by writing 1.
Bit 9 FASTERR: Fast programming error
Set by hardware when a fast programming sequence (activated by FSTPG) is
interrupted due to an error (alignment, size, write protection or data miss). The
corresponding status bit (PGAERR, SIZERR, WRPERR or MISSERR) is set at
the same time.
Cleared by writing 1.
24
23
22
Res.
Res.
Res.
Res.
8
7
6
MISS
PGS
SIZ
PGA
ERR
ERR
ERR
ERR
rc_w1
rc_w1
rc_w1
rc_w1
RM0432 Rev 6
Embedded Flash memory (FLASH)
21
20
19
18
Res.
Res.
Res.
5
4
3
2
WRP
PROG
Res.
ERR
ERR
rc_w1
rc_w1
17
16
PEMPT
BSY
Y
rc_w1
r
1
0
OP
EOP
ERR
rc_w1
rc_w1
153/2301
168

Advertisement

loading
Need help?

Need help?

Do you have a question about the STM32L4+ Series and is the answer not in the manual?