DSI Host (DSIHOST) applied to STM32L4R9xx and STM32L4S9xx only
Bit 13 GSR2TX: Generic Short Read Two parameters Transmission
Bit 12 GSR1TX: Generic Short Read One parameters Transmission
Bit 11 GSR0TX: Generic Short Read Zero parameters Transmission
Bit 10 GSW2TX: Generic Short Write Two parameters Transmission
Bit 9 GSW1TX: Generic Short Write One parameters Transmission
Bit 8 GSW0TX: Generic Short Write Zero parameters Transmission
Bits 7: 2 Reserved, must be kept at reset value
Bit 1 ARE: Acknowledge Request Enable
Bit 0 TEARE: Tearing Effect Acknowledge Request Enable
998/2301
This bit configures the Generic short read packet with two parameters command
transmission type:
0: High-speed.
1: Low-power.
This bit configures the Generic short read packet with one parameters command
transmission type:
0: High-speed.
1: Low-power.
This bit configures the Generic short read packet with zero parameters command
transmission type:
0: High-speed.
1: Low-power.
This bit configures the Generic short write packet with two parameters command
transmission type:
0: High-speed.
1: Low-power.
This bit configures the Generic short write packet with one parameters command
transmission type:
0: High-speed.
1: Low-power.
This bit configures the Generic short write packet with zero parameters command
transmission type:
0: High-speed.
1: Low-power.
This bit enables the acknowledge request after each packet transmission:
0: Acknowledge request is disabled.
1: Acknowledge request is enabled.
This bit enables the tearing effect acknowledge request:
0: Tearing effect acknowledge request is disabled.
1: Tearing effect acknowledge request is enabled.
RM0432 Rev 6
RM0432
Need help?
Do you have a question about the STM32L4+ Series and is the answer not in the manual?