Advertisement
RM0432
30.15.55 DSI Host Video HSA Current Configuration Register
(DSI_VHSACCR)
Address offset: 0x0148
Reset value: 0x0000 0000
31
30
29
Res.
Res.
Res.
Res.
15
14
13
Res.
Res.
Res.
Res.
Bits 31: 12 Reserved, must be kept at reset value
Bits 11: 0 HSA: Horizontal Synchronism Active duration
30.15.56 DSI Host Video HBP Current Configuration Register
(DSI_VHBPCCR)
Address offset: 0x014C
Reset value: 0x0000 0000
31
30
29
28
Res.
Res.
Res.
Res.
15
14
13
12
Res.
Res.
Res.
Res.
Bits 31: 12 Reserved, must be kept at reset value
Bits 11: 0 HBP: Horizontal Back-Porch duration
DSI Host (DSIHOST) applied to STM32L4R9xx and STM32L4S9xx only
28
27
26
25
Res.
Res.
Res.
12
11
10
9
This fields returns the Horizontal Synchronism Active period in lane byte clock cycles.
27
26
25
Res.
Res.
Res.
11
10
9
This fields returns the Horizontal Back-Porch period in lane byte clock cycles.
24
23
22
Res.
Res.
Res.
8
7
6
HSA[11:0]
ro
24
23
22
21
Res.
Res.
Res.
Res.
8
7
6
5
HBP[11:0]
ro
RM0432 Rev 6
21
20
19
18
Res.
Res.
Res.
Res.
5
4
3
2
20
19
18
Res.
Res.
Res.
4
3
2
17
16
Res.
Res.
1
0
17
16
Res.
Res.
1
0
1023/2301
1044
Advertisement
Need help?
Do you have a question about the STM32L4+ Series and is the answer not in the manual?