Advertisement
Table 2. STM32L4P5xx and STM32L4Q5xx memory map and peripheral register boundary
Bus
Boundary address
0x4002 BC00 - 0x47FF FFFF
0x4002 B000 - 0x4002 BBFF
0x4002 4400 - 0x4002 AFFF
0x4002 4000 - 0x4002 43FF
0x4002 3400 - 0x4002 3FFF
0x4002 3000 - 0x4002 33FF
0x4002 2400 - 0x4002 2FFF
0x4002 2000 - 0x4002 23FF
AHB1
0x4002 1400 - 0x4002 1FFF
0x4002 1000 - 0x4002 13FF
0x4002 0800 - 0x4002 0FFF
0x4002 0400 - 0x4002 07FF
0x4002 0000 - 0x4002 03FF
0x4002 0800 - 0x4002 0BFF
0x4002 0C00 - 0x4002 0FFF
102/2301
addresses (continued)
Size
Peripheral
(bytes)
~127 MB
Reserved
3 KB
DMA2D
26 KB
Reserved
1 KB
TSC
1 KB
Reserved
1 KB
CRC
3 KB
Reserved
FLASH
1 KB
registers
3 KB
Reserved
1 KB
RCC
2 KB
Reserved
1 KB
DMA2
1 KB
DMA1
1 KB
DMAMUX1
1 KB
Reserved
RM0432 Rev 6
Peripheral register map
-
Section 13.5.23: DMA2D register
map
-
Section 31.6.11: TSC register map
-
Section 17.4.6: CRC register map
-
Section 3.7.18: FLASH register map
-
Section 6.4.34: RCC register map
-
Section 11.6.7: DMA register map
Section 11.6.7: DMA register map
Section 12.6.7: DMAMUX register
map
-
RM0432
Advertisement
Need help?
Do you have a question about the STM32L4+ Series and is the answer not in the manual?