Timing Of Overflow Flag (Ovf) Setting; Figure 13.10 Timing Of Ovf Flag Setting - Renesas H8S Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

13.5.6

Timing of Overflow Flag (OVF) Setting

The OVF bit in TCSR is set to 1 when the TCNT overflows (changes from H'FF to H'00). Figure
13.10 shows the timing of OVF flag setting.
φ
TCNT
Overflow signal
OVF
H'FF

Figure 13.10 Timing of OVF Flag Setting

Section 13 8-Bit Timer (TMR)
H'00
Rev. 3.00 Jul. 14, 2005 Page 401 of 986
REJ09B0098-0300

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2100 seriesH8s/2114rR4f2114r

Table of Contents