Automatic Addition Timing; Figure 11.13 Timing Of Overflow Flag (Ovf) Setting; Figure 11.14 Ocra Automatic Addition Timing - Renesas H8S Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

Section 11 16-Bit Free-Running Timer (FRT)
φ
FRC
Overflow signal
OVF

Figure 11.13 Timing of Overflow Flag (OVF) Setting

11.5.9

Automatic Addition Timing

When the OCRAMS bit in TOCR is set to 1, the contents of OCRAR and OCRAF are
automatically added to OCRA alternately, and when an OCRA compare-match occurs a write to
OCRA is performed. Figure 11.14 shows the OCRA write timing.
φ
FRC
OCRA
OCRAR, OCRAF
Compare-match
signal
Rev. 3.00 Jul. 14, 2005 Page 296 of 986
REJ09B0098-0300
H'FFFF
N
N

Figure 11.14 OCRA Automatic Addition Timing

H'0000
A
N +1
N + A

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2100 seriesH8s/2114rR4f2114r

Table of Contents