Boundary Scan; Supported Instructions - Renesas H8S Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

Section 22 Boundary Scan (JTAG)
22.5

Boundary Scan

The JTAG pins can be placed in the boundary scan mode stipulated by the IEEE1149.1 standard
by setting a command in SDIR.
22.5.1

Supported Instructions

This LSI supports the three essential instructions defined in the IEEE1149.1 standard (BYPASS,
SAMPLE/PRELOAD, and EXTEST) and optional instructions (CLAMP, HIGHZ, and IDCODE).
(1)
BYPASS
Instruction code: B'1111
The BYPASS instruction is an instruction that operates the bypass register. This instruction
shortens the shift path to speed up serial data transfer involving other chips on the printed circuit
board. While this instruction is being executed, the test circuit has no effect on the system circuits.
(2)
SAMPLE/PRELOAD
Instruction code: B'0100
The SAMPLE/PRELOAD instruction inputs values from this LSI internal circuitry to the
boundary scan register, outputs values from the scan path, and loads data onto the scan path.
When this instruction is being executed, this LSI's input pin signals are transmitted directly to the
internal circuitry, and internal circuit values are directly output externally from the output pins.
This LSI system circuits are not affected by execution of this instruction.
In a SAMPLE operation, a snapshot of a value to be transferred from an input pin to the internal
circuitry, or a value to be transferred from the internal circuitry to an output pin, is latched into the
boundary scan register and read from the scan path. Snapshot latching does not affect normal
operation of this LSI.
In a PRELOAD operation, an initial value is set in the parallel output latch of the boundary scan
register from the scan path prior to the EXTEST instruction. Without a PRELOAD operation,
when the EXTEST instruction was executed an undefined value would be output from the output
pin until completion of the initial scan sequence (transfer to the output latch) (with the EXTEST
instruction, the parallel output latch value is constantly output to the output pin).
Rev. 3.00 Jul. 14, 2005 Page 844 of 986
REJ09B0098-0300

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2100 seriesH8s/2114rR4f2114r

Table of Contents