Renesas H8S Series Hardware Manual page 976

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

Section 25 List of Registers
Lower Address
Register Abbreviation
H'FFA0
SMR_2 (RELOCATE = 1)
SMR_2 (RELOCATE = 0)
DADRAH (RELOCATE = 0)
DACR (RELOCATE = 0)
H'FFA1
BRR_2 (RELOCATE = 1)
BRR_2 (RELOCATE = 0)
DADRAL (RELOCATE = 0) MSTP11 = 0,
H'FFA2
SCR_2
H'FFA3
TDR_2
H'FFA4
SSR_2
H'FFA5
RDR_2
H'FFA6
SCMR_2 (RELOCATE = 1)
SCMR_2 (RELOCATE = 0) MSTP5 = 0, IICE in STCR = 0
DADRBH (RELOCATE = 0)
DACNTH (RELOCATE = 0)
H'FFA7
DADRBL (RELOCATE = 0)
DACNTL (RELOCATE = 0)
H'FFA8
TCSR_0
TCNT_0 (write)
H'FFA9
TCNT_0 (read)
H'FFAA
PAODR
H'FFAB
PAPIN (read)
PADDR (write)
H'FFAC
P1PCR
H'FFAD
P2PCR
H'FFAE
P3PCR
Rev. 3.00 Jul. 14, 2005 Page 928 of 986
REJ09B0098-0300
Register selection condition
MSTP5 = 0
MSTP5 = 0, IICE in STCR = 0
MSTP11 = 0,
MSTPA1 = 0,
IICE in STCR = 1
MSTP5 = 0
MSTP5 = 0, IICE in STCR = 0
MSTPA1 = 0,
IICE in STCR = 1
MSTP5 = 0
MSTP11 = 0,
MSTPA1 = 0,
IICE in STCR = 1
No condition
No condition
Module
SCI_2
REGS in
PWMX
DACNT/DADRB = 0
REGS in
DACNT/DADRB = 1
SCI_2
REGS in
PWMX
DACNT/DADRB = 0
SCI_2
REGS in
PWMX
DACNT/DADRB = 0
REGS in
DACNT/DADRB = 1
REGS in
DACNT/DADRB = 0
REGS in
DACNT/DADRB = 1
WDT_0
PORT

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2100 seriesH8s/2114rR4f2114r

Table of Contents