Dtc Enable Registers (Dtcer); Table 7.1 Correspondence Between Interrupt Sources And Dtcer - Renesas H8S Series Hardware Manual

16-bit single-chip microcomputer

Hide thumbs Also See for H8S Series:

Table of Contents

DTC Enable Registers (DTCER)

DTCER specifies DTC activation interrupt sources. DTCER is comprised of five registers:

DTCERA to DTCERE. The correspondence between interrupt sources and DTCE bits is shown in

tables 7.1 and 7.2. For DTCE bit setting, use bit manipulation instructions such as BSET and

BCLR. Multiple DTC activation sources can be set at one time (only at the initial setting) by

masking all interrupts and writing data after executing a dummy read on the relevant register.

Initial Value

Note: n: A to E

Correspondence between Interrupt Sources and DTCER

Bit Bit Name

( ) : Vector number

DTC Activation Enable

Setting this bit to 1 specifies a relevant interrupt source

as a DTC activation source.

[Clearing conditions]

When data transfer has ended with the DISEL bit in

MRB set to 1

When the specified number of transfers have

These bits are not cleared when the DISEL bit is 0 and

the specified number of transfers have not been

Section 7 Data Transfer Controller (DTC)

Rev. 3.00 Jul. 14, 2005 Page 141 of 986

REJ09B0098-0300

H8s/2100 series H8s/2114r R4f2114r