Figure 2.4 Stack Structure In Advanced Mode - Renesas H8S Series Hardware Manual

Section 2 CPU
The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions
uses an 8-bit absolute address included in the instruction code to specify a memory operand
that contains a branch address. In advanced mode, the operand is a 32-bit longword operand,
providing a 32-bit branch address. The upper eight bits of these 32 bits are a reserved area that
is regarded as H'00. Branch addresses can be stored in the area from H'00000000 to
H'000000FF. Note that the top area of this range is also used for the exception vector table.
• Stack structure
In advanced mode, when the program counter (PC) is pushed onto the stack in a subroutine
call, and the PC and condition-code register (CCR) are pushed onto the stack in exception
handling, they are stored as shown in figure 2.4. The extended control register (EXR) is not
pushed onto the stack. For details, see section 4, Exception Handling.
SP CCR
SP Reserved
PC
PC
(24-bit)
(24-bit)
(a) Subroutine Branch (b) Exception Handling

Figure 2.4 Stack Structure in Advanced Mode

Rev. 3.00 Jul. 14, 2005 Page 25 of 986
REJ09B0098-0300