Renesas H8S Series Hardware Manual page 966

Section 25 List of Registers
Register
Abbreviation Reset

P7PIN
PBDDR Initialized
P8DR Initialized
P9DDR Initialized
P9DR Initialized
IER Initialized
STCR Initialized
SYSCR Initialized
MDCR Initialized
BCR Initialized
WSCR Initialized
TCR_0 Initialized
TCR_1 Initialized
TCSR_0 Initialized
TCSR_1 Initialized
TCORA_0 Initialized
TCORA_1 Initialized
TCORB_0 Initialized
TCORB_1 Initialized
TCNT_0 Initialized
TCNT_1 Initialized
PWOERB Initialized
PWDPRB Initialized
PWSL Initialized
PWDR 15 to 8 Initialized
ICCR_0 Initialized
ICSR_0 Initialized

ICDR_0
SARX_0 Initialized
Rev. 3.00 Jul. 14, 2005 Page 918 of 986
REJ09B0098-0300
High-
Speed/
Medium-
Speed Watch Sleep
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
 
Initialized
 
Initialized
  
  
  
  
Sub- Sub- Module
Active Sleep Stop
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
  
Initialized Initialized Initialized Initialized
Initialized Initialized Initialized Initialized
  
  
  
  
Software Hardware
Standby Standby Module
 
PORT

Initialized

Initialized

Initialized

Initialized

Initialized INT

Initialized SYSTEM

Initialized

Initialized

Initialized BSC

Initialized

Initialized TMR_0•
A

Initialized TMR_1

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized TMR_1

Initialized

Initialized

Initialized PWM

Initialized
Initialized
Initialized

Initialized IIC_0

Initialized
 

Initialized