Timing Of Frc Overflow Flag Setting; Automatic Addition Timing; Figure 9.13 Timing Of Overflow Flag (Ovf) Setting; Figure 9.14 Ocra Automatic Addition Timing - Renesas H8S/2111B Hardware Manual

Bit single-chip microcomputer h8s family / h8s/2100 series
Table of Contents

Advertisement

9.5.8

Timing of FRC Overflow Flag Setting

The FRC overflow flag (OVF) is set to 1 when FRC overflows (changes from H'FFFF to H'0000).
Figure 9.13 shows the timing of setting the OVF flag.
φ
FRC
Overflow signal
OVF
9.5.9

Automatic Addition Timing

When the OCRAMS bit in TOCR is set to 1, the contents of OCRAR and OCRAF are
automatically added to OCRA alternately, and when an OCRA compare-match occurs a write to
OCRA is performed. Figure 9.14 shows the OCRA write timing.
φ
FRC
OCRA
OCRAR, OCRAF
Compare-match
signal
H'FFFF

Figure 9.13 Timing of Overflow Flag (OVF) Setting

N
N

Figure 9.14 OCRA Automatic Addition Timing

H'0000
A
Rev. 1.00, 05/04, page 175 of 544
N +1
N + A

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hd64f2111b

Table of Contents