Figure 16.26 Iric Setting Timing And Scl Control (2) - Renesas H8S Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

When WAIT = 1, and FS = 0 or FSX = 0 (I
SCL
8
SDA
8
IRIC
User processing
(a) Data transfer ends with ICDRE=0 at transmission, or ICDRF=0 at reception.
SCL
8
SDA
8
IRIC
User processing
(b) Data transfer ends with ICDRE=1 at transmission, or ICDRF=1 at reception.

Figure 16.26 IRIC Setting Timing and SCL Control (2)

2
C bus format, wait inserted)
9
A
Clear IRIC
Clear IRIC
9
A
Clear IRIC
Section 16 I
1
2
1
2
Write to ICDR (transmit)
or read from ICDR (receive)
Rev. 3.00 Jul. 14, 2005 Page 563 of 986
2
C Bus Interface (IIC)
3
3
1
1
Clear IRIC
REJ09B0098-0300

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2100 seriesH8s/2114rR4f2114r

Table of Contents