Table 21.3 Register/Parameter And Target Mode - Renesas H8S Series Hardware Manual

16-bit single-chip microcomputer

Hide thumbs Also See for H8S Series:

Table of Contents

• Flash multipurpose address area (FMPAR)

• Flash multipurpose data destination area (FMPDR)

• Flash erase block select (FEBS)

• Flash programming/erasing frequency control (FPEFEQ)

There are several operating modes for accessing flash memory, for example, read mode/program

There are two memory MATs: user MAT and user boot MAT. The dedicated registers/parameters

are allocated for each operating mode and MAT selection. The correspondence between operating

modes and registers/parameters for use is shown in table 21.3.

Table 21.3 Register/Parameter and Target Mode

Programming/

erasing interface

Programming/

erasing interface

Notes: 1. The setting is required when programming or erasing the user MAT in user boot mode.

2. The setting may be required according to the combination of initiation mode and read

Section 21 Flash Memory (0.18-µm F-ZTAT Version)

Download Initialization

Rev. 3.00 Jul. 14, 2005 Page 745 of 986

REJ09B0098-0300

H8s/2100 series H8s/2114r R4f2114r