Timing Of Output Compare Flag (Ocf) Setting; Timing Of Frc Overflow Flag Setting; Figure 11.12 Timing Of Output Compare Flag (Ocfa Or Ocfb) Setting - Renesas H8S Series Hardware Manual

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

11.5.7

Timing of Output Compare Flag (OCF) setting

The output compare flag, OCFA or OCFB, is set to 1 by a compare-match signal generated when
the FRC value matches the OCRA or OCRB value. This compare-match signal is generated at the
last state in which the two values match, just before FRC increments to a new value. When the
FRC and OCRA or OCRB value match, the compare-match signal is not generated until the next
cycle of the clock source. Figure 11.12 shows the timing of setting the OCFA or OCFB flag.
φ
FRC
OCRA, OCRB
Compare-match
signal
OCFA, OCFB

Figure 11.12 Timing of Output Compare Flag (OCFA or OCFB) Setting

11.5.8

Timing of FRC Overflow Flag Setting

The FRC overflow flag (OVF) is set to 1 when FRC overflows (changes from H'FFFF to H'0000).
Figure 11.13 shows the timing of setting the OVF flag.
Section 11 16-Bit Free-Running Timer (FRT)
N
N
N + 1
Rev. 3.00 Jul. 14, 2005 Page 295 of 986
REJ09B0098-0300

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2100 seriesH8s/2114rR4f2114r

Table of Contents