Renesas H8S Series Hardware Manual page 137

16-bit single-chip microcomputer
Hide thumbs Also See for H8S Series:
Table of Contents

Advertisement

• ISCRH
Bit
Bit Name
7
IRQ7SCB
6
IRQ7SCA
5
IRQ6SCB
4
IRQ6SCA
3
IRQ5SCB
2
IRQ5SCA
1
IRQ4SCB
0
IRQ4SCA
• ISCRL
Bit
Bit Name
7
IRQ3SCB
6
IRQ3SCA
5
IRQ2SCB
4
IRQ2SCA
3
IRQ1SCB
2
IRQ1SCA
1
IRQ0SCB
0
IRQ0SCA
Initial Value
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
Initial Value
R/W
0
R/W
0
/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
Description
IRQn Sense Control B
IRQn Sense Control A
BA
00: Interrupt request generated at low level of IRQn
or ExIRQn input
01: Interrupt request generated at falling edge of
IRQn or ExIRQn input
10: Interrupt request generated at rising edge of
IRQn or ExIRQn input
11: Interrupt request generated at both falling and
rising edges of IRQn or ExIRQn input
(n = 7 to 4)
Note: The IRQn or ExIRQn pin is selected by the
IRQ sense port select register (ISSR).
Description
IRQn Sense Control B
IRQn Sense Control A
BA
00: Interrupt request generated at low level of IRQn
or ExIRQn input
01: Interrupt request generated at falling edge of
IRQn or ExIRQn input
10: Interrupt request generated at rising edge of
IRQn or ExIRQn input
11: Interrupt request generated at both falling and
rising edges of IRQn or ExIRQn input
(n = 3 to 0)
Note: The IRQn or ExIRQn pin is selected by the
IRQ sense port select register (ISSR).
Rev. 3.00 Jul. 14, 2005 Page 89 of 986
Section 5 Interrupt Controller
REJ09B0098-0300

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s/2100 seriesH8s/2114rR4f2114r

Table of Contents