Automatic Addition Timing; 10.5.10 Mask Signal Generation Timing; Figure 10.14 Ocra Automatic Addition Timing; Figure 10.15 Timing Of Input Capture Mask Signal Setting - Renesas H8S/2437 Hardware Manual

Renesas 16-bit single-chip microcomputer h8s family / h8s / 2600 series
Table of Contents

Advertisement

10.5.9

Automatic Addition Timing

When the OCRAMS bit in TOCR is set to 1, the contents of OCRAR and OCRAF are
automatically added to OCRA alternately, and when an OCRA compare-match occurs, a write to
OCRA is performed. Figure 10.14 shows the OCRA write timing.
φ
FRC
OCRA
OCRAR, OCRAF
Compare-match
signal

10.5.10 Mask Signal Generation Timing

When the ICRDMS bit in TOCR is set to 1 and the contents of OCRDM are other than H'0000, a
signal that masks the ICRD input capture signal is generated. The mask signal is set by the input
capture signal. The mask signal is cleared by the sum of the ICRD contents and twice the
OCRDM contents, and an FRC compare-match. Figure 10.15 shows the timing of setting the mask
signal. Figure 10.16 shows the timing of clearing the mask signal.
φ
Input capture
signal
Input capture
mask signal

Figure 10.15 Timing of Input Capture Mask Signal Setting

Rev. 1.00, 09/03, page 258 of 704
N
N

Figure 10.14 OCRA Automatic Addition Timing

A
N +1
N + A

Advertisement

Table of Contents
loading

Table of Contents