Npb Write Timing (Example Of Timing Of Data Write To Csc0 And Csc1 Registers) - Renesas NU85E Preliminary User's Manual

32-bit microprocessor core
Table of Contents

Advertisement

Figure 5-15. NPB Write Timing (Example of Timing of Data Write to CSC0 and CSC1 Registers)
VBCLK (Input)
VMTTYP1, VMTTYP0 (Output)
(0,0)
(1,0)
VMA27 to VMA0 (Output)
0000000H
VBDO31 to VBDO0 (Output)
00000000H
VMSTZ (Output)
VMWRITE (Output)
VMBENZ3 to VMBENZ0 (Output)
(1,1,1,1)
VMCTYP2 to VMCTYP0 (Output)
(0,0,0)
VMSIZE1, VMSIZE0 (Output)
(0,0)
VSWAIT (Output)
VDCSZ7 to VDCSZ0 (Output)
VPA13 to VPA0 (Output)
VPDI15 to VPDI0 (Input)
VPDO15 to VPDO0 (Output)
VPSTB (Output)
VPWRITE (Output)
H
VPDV (Output)
VPUBENZ (Output)
VPLOCK (Output)
L
VPSELPZ (Output)
(1,1)
(0,0)
3FFF060H
0000000H
00002C11H
00000000H
(1,1,0,0)
(1,1,1,1)
(0,0,1)
(0,0,0)
(0,1)
(0,0)
FFH
3060H
0000H
2C11H
0000H
(1,0)
(1,1)
3FFF062H
00002C11H
(1,1,0,0)
(0,0,1)
(0,1)
3062H
2C11H
(0,0)
0000000H
00000000H
(1,1,1,1)
(0,0,0)
(0,0)
0000H

Advertisement

Table of Contents
loading

This manual is also suitable for:

Nu85ea

Table of Contents