Table of Contents
Advertisement
L1 Instruction Memory Control Register (IMEM_CONTROL)
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
0xFFE0 1004
0
15 14 13 12 11 10
0
LRUPRIORST (LRU
Priority Reset)
0 - LRU priority functionality is enabled
1 - All cached LRU priority bits (LRUPRIO)
are cleared
ILOC[3:0] (Cache Way Lock)
0000 - All Ways not locked
0001 - Way0 locked, Way1, Way2, and
Way3 not locked
...
1111 - All Ways locked
Figure 6-2. L1 Instruction Memory Control Register
L1 Instruction SRAM
The processor core reads the instruction memory through the 64-bit wide
instruction fetch bus. All addresses from this bus are 64-bit aligned. Each
instruction fetch can return any combination of 16-, 32- or 64-bit instruc-
tions (for example, four 16-bit instructions, two 16-bit instructions and
one 32-bit instruction, or one 64-bit instruction).
The pointer registers and index registers, which are described in Chapter
5, cannot access L1 Instruction Memory directly. A direct access to an
address in instruction memory SRAM space generates an exception.
ADSP-BF53x/BF56x Blackfin Processor Programming Reference
0
0
0
0
0
0
0
0
9
8
7
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
6
5
4
3
2
1
0
0
0
0
0
0
0
1
Memory
Reset = 0x0000 0001
ENICPLB (Instruction CPLB
Enable)
0 - CPLBs disabled, minimal
address checking only
1 - CPLBs enabled
IMC (L1 Instruction Memory
Configuration)
0 - Upper 16K byte of LI
instruction memory
configured as SRAM,
also invalidates all cache
lines if previously
configured as cache
1 - Upper 16K byte of L1
instruction memory
configured as cache
6-7
Advertisement
Table of Contents
