Instruction Overview
Parallel Issue
The Disable Interrupts instruction cannot be issued in parallel with other
instructions.
Example
cli r3 ;
Also See
Enable Interrupts
Special Applications
This instruction is often issued immediately before an
16-14
ADSP-BF53x/BF56x Blackfin Processor Programming Reference
instruction.
IDLE