Advertisement
(2)
Determination of Priority
The DTC activation source is selected in accordance with the default priority order, and is not
affected by mask or priority levels. See section 7.5, Location of Register Information and DTC
Vector Table, for the respective priorities.
(3)
Operation Order
If the same interrupt is selected as a DTC activation source and a CPU interrupt source, the DTC
data transfer is performed first, followed by CPU interrupt exception handling.
Table 5.9 summarizes interrupt source selection and interrupt source clearing control according to
the settings of the DTCE bit of DTCERA to DTCERF in the DTC and the DISEL bit of MRB in
the DTC.
Table 5.9
Interrupt Source Selection and Clearing Control
Settings
DTC
DTCE
0
1
[Legend]
∆:
The relevant interrupt is used. Interrupt source clearing is performed.
(The CPU should clear the source flag in the interrupt handling routine.)
:
The relevant interrupt is used. The interrupt source is not cleared.
×:
The relevant interrupt cannot be used.
X:
Don't care
DISEL
X
0
1
Interrupt Source Selection/Clearing Control
DTC
×
∆
Rev. 1.00 Mar. 12, 2008 Page 101 of 1178
Section 5 Interrupt Controller
CPU
∆
×
∆
REJ09B0403-0100
Advertisement
